







3 Description





TPS717



SBVS068I - FEBRUARY 2006-REVISED JANUARY 2016

TPS717

Low-Noise, High-Bandwidth PSRR, Low-Dropout, 150-mA Linear Regulator

1 Features

- Input Voltage: 2.5 V to 6.5 V
- Available in Multiple Output Versions:
 - Fixed Output with Voltages from 0.9 V to 5 V
 - Adjustable Output Voltage from 0.9 V to 6.2 V
- Ultra-High PSRR:
 - 70 dB at 1 kHz, 67 dB at 100 kHz, and 45 dB at 1 MHz
- Excellent Load and Line Transient Response
- Very Low Dropout: 170 mV typical at 150 mA
- Low Noise: 30 μV_{RMS} typical (100 Hz to 100 kHz)
- Small 5-pin SC-70, 2-mm x 2-mm WSON-6, and 1.5-mm x 1.5-mm WSON-6 Packages

2 Applications

- Camera Sensor Power
- Mobile Phone Handsets
- PDAs and Smartphones
- Wireless LAN, Bluetooth[®]


The TPS717 family of low-dropout (LDO), low-power linear regulators offers very high power-supply rejection (PSRR) while maintaining very low 45-µA ground current in an ultra-small, five-pin SOT package. The family uses an advanced BiCMOS process and a PMOS pass device to achieve fast start-up, very low noise, excellent transient response, and excellent PSRR performance. The TPS717 is stable with a 1-µF ceramic output capacitor and uses a precision voltage reference and feedback loop to achieve a worst-case accuracy of 3% over all load, line, process, and temperature variations. The device family is fully specified from $T_J = -40$ °C to 125°C and is offered in a small SOT (SC70-5) package, a 2-mm × 2-mm WSON-6 package with a thermal pad, and a 1.5-mm × 1.5-mm WSON-6 package, which are ideal for small form factor portable equipment (such as wireless handsets and PDAs).

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	SC70 (5)	2.00 mm x 1.25 mm	
TPS717	WSON (6)	2.00 mm × 2.00 mm	
	WSON (6)	1.50 mm × 1.50 mm	

 For all available package and voltage options, see the orderable addendum at the end of the datasheet.

Typical Application Circuit for Fixed-Voltage Versions



PSRR vs Frequency



Power-Supply Rejection Ratio $(V_{IN} - V_{OUT} = 1 V)$



Table of Contents

1	Features 1	8	Application and Implementation	10
2	Applications 1		8.1 Application Information	10
3	Description 1		8.2 Typical Applications	1
4	Revision History2		8.3 Do's and Don'ts	19
5	Pin Configuration and Functions 4	9	Power Supply Recommendations	19
6	Specifications5	10	Layout	20
•	6.1 Absolute Maximum Ratings 5		10.1 Layout Guidelines	20
	6.2 ESD Ratings		10.2 Layout Examples	20
	6.3 Recommended Operating Conditions		10.3 Power Dissipation	2 ⁻
	6.4 Thermal Information	11	Device and Documentation Support	23
	6.5 Electrical Characteristics		11.1 Device Support	2
	6.6 Typical Characteristics		11.2 Documentation Support	2
7	Detailed Description 12		11.3 Community Resources	2
•	7.1 Overview		11.4 Trademarks	2
	7.2 Functional Block Diagrams		11.5 Electrostatic Discharge Caution	2
	7.3 Feature Description		11.6 Glossary	2
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information	24

4 Revision History


Changes from Revision H (January 2015) to Revision I	Page
Added TI Design	1
Changed PMOSFET to PMOS in Description section	1
Added footnote to the Recommended Operating Conditions table	5
Changed V _{FB} parameter in <i>Electrical Characteristics</i> table	6
Changed units of V _n parameter in <i>Electrical Characteristics</i> table	6
Deleted UVLO parameter minimum specification from Electrical Characteristics table	6
 Changed T_A to T_J in x-axis of Figure 7, Figure 10, and Figure 11 	8
Changed second paragraph of Startup and Noise Reduction Capacitor section	13
Changed last bullet in Normal Operation section	14
Changed value of the TJ column in last row of Table 1	15
Added last sentence to Input and Output Capacitor Requirements section	16
Changed V _{REF} to V _{FB} in Equation 3	17
Changed definition of z in Table 4	23




Cł	hanges from Revision G (April 2009) to Revision H	Page
•	Changed pin descriptions throughout <i>Pin Functions</i> table	4
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed load regulation typical specification from 120 µV to 70 µV to better reflect device performance	6
•	Changed condition for C _{NR} = none for V _n parameter	6
•	Changed Figure 1, Figure 2, Figure 3, and Figure 4: removed legend, added call-outs for clarity	<mark>7</mark>
•	Changed titles of Figure 15, Figure 17, and Figure 25	8
•	Corrected input and output symbols in operational amplifiers in Functional Block Diagrams	12
•	Changed Undervoltage Lockout (UVLO) section text: reworded for clarity	14
•	Deleted Reverse Current Protection section	16
Cł	hanges from Revision F (February 2009) to Revision G	Page
•	Changed min and max specs for <i>Output accuracy, V_{OUT} ≥ 1.0V</i>	6




5 Pin Configuration and Functions



DRV Package 2-mm × 2-mm, 6-Pin WSON Top View



DSE Package 1.5-mm × 1.5-mm, 6-Pin WSON Top View



(1) N/C = No connection

Pin Functions

	PIN				
NAME	DCK (SC70)	DRV (WSON)	DSE (WSON)	I/O	DESCRIPTION
EN	3	4	4	I	Driving the enable pin (EN) above $V_{\text{EN(high)}}$ turns on the regulator. Driving this pin below $V_{\text{EN(low)}}$ puts the regulator into standby mode, thereby disabling the output and reducing operating current.
FB	4	2	3	I	Adjustable voltage version only. The voltage at this pin is fed to the error amplifier. A resistor divider from OUT to FB sets the output voltage when in regulation.
GND	2	3	2	_	Ground
IN	1	6	6	1	Input to the device. A 0.1-µF to 1-µF capacitor is recommended for better performance.
N/C	_	5	5	_	Not connected. This pin can be tied to ground to improve thermal dissipation.
NR	4	2	3	_	Fixed voltage versions only. The noise reduction capacitor filters the noise generated by the internal band gap, thus lowering output noise.
OUT	5	1	1	0	This pin is the regulated output voltage. A minimum capacitance of 1 μF is required for stability from this pin to ground.

Submit Documentation Feedback



6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted), all voltages are with respect to GND⁽¹⁾

		MIN	MAX	UNIT
	V _{IN}	-0.3	7	
	V_{FB}	-0.3	3.6	
Voltage	V _{NR}	-0.3	3.6	V
	V _{EN}	-0.3	$V_{IN} + 0.3 V^{(2)}$	
	V _{OUT}	-0.3	7	
Current	I _{OUT}	Interna	ally limited	Α
Continuous total power dissipation	P _{DISS}	See Therm	nal Information	
Operating junction temperature	T_J	 - 55	150	ů
Storage temperature	T _{stg}	– 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
.,	Floatroatatic disaboras	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage	2.5	6.5	V
V _{OUT}	Output voltage	0.9	5	V
I _{OUT}	Output current	0	150	mA
V_{EN}	Enable voltage	0	V_{IN}	V
C _{OUT}	Output capacitor	1 ⁽¹⁾	100	μF
TJ	Junction temperature	-40	125	°C

⁽¹⁾ When using feedback resistors that are smaller than recommended, the minimum output capacitance must be greater than 5 µF.

6.4 Thermal Information

			TPS717				
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	DRV (WSON)	DSE (WSON)	UNIT		
		5 PINS	6 PINS	6 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	279.2	71.1	190.5	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57.5	96.5	94.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	74.1	40.5	149.3	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	0.8	2.7	6.4	°C/W		
ΨЈВ	Junction-to-board characterization parameter	73.1	40.9	152.8	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	10.7	n/a	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

²⁾ V_{EN} absolute maximum rating is V_{IN} + 0.3 V or 7 V, whichever is greater.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over operating temperature range (T $_J$ = -40°C to 125°C), V $_{IN}$ = V $_{OUT(nom)}$ + 0.5 V or 2.5 V, whichever is greater; I $_{OUT}$ = 0.5 mA, V $_{EN}$ = V $_{IN}$, C $_{OUT}$ = 1.0 μ F, C $_{NR}$ = 0.01 μ F, unless otherwise noted. For TPS71701, V $_{OUT}$ = 2.8 V. Typical values are at T $_J$ = 25°C.

	PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT				
V _{IN}	Input voltage range ⁽¹⁾				2.5		6.5	V				
V _{FB}	Feedback pin voltage ((TPS71701)	I _{OUT} = 5 mA		-2%	0.793	2%	V				
	0	(TPS717xx)			0.9		5.0	.,				
V _{OUT}	Output voltage range	(TPS71701)			0.9		6.5 – V _{DO}	V				
	Output accuracy	Nominal	T _J = 25°C			±2.5						
V_{OUT}	Output accuracy (V _{OUT} < 1.0 V)	Over V _{IN} , I _{OUT} , temperature ⁽²⁾	$V_{OUT} + 0.5 \text{ V} \le V_{II}$ 0 mA $\le I_{OUT} \le 150$		-30		30	mV				
	Output accuracy (V _{OUT} ≥ 1.0 V)	Over V _{IN} , I _{OUT} , temperature (2)	$V_{OUT} + 0.5 \text{ V} \le V_{II}$ 0 mA $\le I_{OUT} \le 150$		-3.0%		3.0%					
$\Delta V_{OUT(\Delta VIN)}$	Line regulation ⁽¹⁾		V _{OUT(nom)} + 0.5 V I _{OUT} = 5 mA	≤ V _{IN} ≤ 6.5 V,		125		μV/V				
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation		0 mA ≤ I _{OUT} ≤ 150) mA		70		μV/mA				
V_{DO}	Dropout voltage ⁽³⁾ (V _{IN} = V _{OUT(nom)} - 0.1 V	')	I _{OUT} = 150 mA			170	300	mV				
I _{LIM} (fixed)	Output current limit (fix	ed output)	$V_{OUT} = 0.9 \times V_{OUT}$	Γ(nom)	200	325	575	mA				
I _{LIM} (adjustable)	Output current limit (TF	PS71701)	$V_{OUT} = 0.9 \times V_{OUT}$	Γ(nom)	200	325	575	mA				
I	Ground pin current		$I_{OUT} = 0.1 \text{ mA}$			45	80	μA				
I _{GND}	Ground pin current		I _{OUT} = 150 mA			100		μΛ				
	Object designs as a second of	`	$V_{EN} \le 0.4 \text{ V},$	$2.5 \text{ V} \le \text{V}_{\text{IN}} < 4.5 \text{ V}$		0.20	1.5					
I _{SHDN}	Shutdown current (I _{GNE}	o)	$T_J = -40$ °C to 85°C	$4.5 \text{ V} \le \text{V}_{\text{IN}} \le 6.5 \text{ V}$		0.90		μА				
I _{FB}	Feedback pin current (TPS71701)				0.02	1.0	μA				
				f = 100 Hz		70						
			V _{IN} = 3.8 V,	f = 1 kHz		70						
PSRR	Power-supply rejection	ratio	ratio	ratio	ratio	ratio	$V_{OUT} = 2.8 \text{ V},$	f = 10 kHz		67		dB
			$I_{OUT} = 150 \text{ mA}$	f = 100 kHz		67						
				f = 1 MHz		45						
			BW = 100 Hz to	C _{NR} = none		$95 \times V_{OUT}$						
V	Output poice voltage		100 kHz,	$C_{NR} = 0.001 \ \mu F$		$25 \times V_{OUT}$		/ //				
V_n	Output noise voltage		$V_{IN} = 3.8 \text{ V},$ $V_{OUT} = 2.8 \text{ V},$	$C_{NR} = 0.01 \ \mu F$		$12.5 \times V_{OUT}$		μV _{RMS} /V				
			I _{OUT} = 10 mA	$C_{NR} = 0.1 \mu F$		$11.5 \times V_{OUT}$						
	Startup time		$V_{OUT} = 90\%$ $V_{OUT(nom)}$	$0.9 \text{ V} \le \text{V}_{\text{OUT}} \le 1.6 \text{V}, \text{ C}_{\text{NR}}$ = 0.001 µF		0.700		mo				
t _{STR}	Startup time		$R_L = 19 \Omega,$ $C_{OUT} = 1 \mu F$	$1.6 \text{ V} < \text{V}_{\text{OUT}} < \text{V}_{\text{MAX}}, \\ \text{C}_{\text{NR}} = 0.01 \mu\text{F}$		0.160		ms				
V=	Enable high (anabled)		V _{IN} ≤ 5.5 V		1.2		6.5 ⁽⁴⁾	V				
V _{EN(high)}	Enable high (enabled)		5.5 V < V _{IN} ≤ 6.5 V	V	1.25		6.5	v				
$V_{\text{EN(low)}}$	Enable low (shutdown)	1			0		0.4	V				
I _{EN(high)}	Enable pin current, enabled		EN = 6.5 V			0.02	1.0	μΑ				
UVLO	Undervoltage lockout		V _{IN} rising			2.45	2.49	V				
	Hysteresis		V _{IN} falling			150		mV				
T_{sd}	Thermal shutdown tem	nerature	Shutdown, tempe	rature increasing		160		ŝ				
·su	monnai snataown ten	poraturo	Reset, temperature decreasing			140						
T_{J}	Operating junction tem	perating junction temperature		-40		125	°C					

Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.5 V, whichever is greater.


Does not include external resistor tolerances.

⁽³⁾ V_{DO} is not measured for devices with $V_{OUT(nom)}$ < 2.6 V because the minimum V_{IN} is 2.5 V. (4) Maximum $V_{EN(high)} = V_{IN} + 0.3$ or 6.5 V, whichever is smaller.




6.6 Typical Characteristics

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.5 V, whichever is greater; $I_{OUT} = 0.5$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ μ F, $C_{NR} = 0.01$ μ F, unless otherwise noted. For the adjustable version (TPS71701,) $V_{OUT} = 2.8$ V. Typical values are at $T_A = 25^{\circ}C$.





Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.5 V, whichever is greater; $I_{OUT} = 0.5$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ μ F, $C_{NR} = 0.01$ μ F, unless otherwise noted. For the adjustable version (TPS71701,) $V_{OUT} = 2.8$ V. Typical values are at $T_A = 25^{\circ}C$.







Figure 8. Ground Pin Current vs Input Voltage







Figure 9. Ground Pin Current vs Output Current

Figure 10. Ground Pin Current vs Temperature (Enabled)







Figure 11. Ground Pin Current vs Temperature (Disabled)

Figure 12. Current Limit vs Input Voltage



Over operating temperature range (T_J = -40° C to 125°C), V_{IN} = $V_{OUT(nom)}$ + 0.5 V or 2.5 V, whichever is greater; I_{OUT} = 0.5 mA, V_{EN} = V_{IN} , C_{OUT} = 1 μ F, C_{NR} = 0.01 μ F, unless otherwise noted. For the adjustable version (TPS71701,) V_{OUT} = 2.8 V. Typical values are at T_A = 25°C.







Figure 13. Power-Supply Ripple Rejection vs Frequency $(V_{IN} - V_{OUT} = 1 V)$

Figure 14. Power-Supply Ripple Rejection vs Frequency $(V_{IN} - V_{OUT} = 0.5 \text{ V})$







Figure 15. Power-Supply Ripple Rejection vs Frequency in Dropout Conditions ($V_{IN} - V_{OUT} = 0.25 \text{ V}$)

Figure 16. Power-Supply Ripple Rejection vs Frequency $(V_{IN} - V_{OUT} = 1 V)$







Figure 17. Power-Supply Ripple Rejection vs Frequency in Dropout Conditions ($V_{IN} - V_{OUT} = 0.25 \text{ V}$)

Figure 18. Power-Supply Ripple Rejection vs Frequency $(V_{IN} - V_{OUT} = 1 V)$



Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.5 V, whichever is greater; $I_{OUT} = 0.5$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ μ F, $C_{NR} = 0.01$ μ F, unless otherwise noted. For the adjustable version (TPS71701,) $V_{OUT} = 2.8$ V. Typical values are at $T_A = 25$ °C.







Figure 20. Power-Supply Ripple Rejection vs (V_{IN} - V_{OUT})







Figure 21. Power-Supply Ripple Rejection vs (V_{IN} - V_{OUT})

Figure 22. Output Spectral Noise Density vs **Output Current**







Figure 23. Output Spectral Noise Density vs **Output Capacitance**

Figure 24. Output Spectral Noise Density vs **Noise Reduction**



Over operating temperature range ($T_J = -40^{\circ}\text{C}$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$ or 2.5 V, whichever is greater; $I_{OUT} = 0.5 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \text{ }\mu\text{F}$, $C_{NR} = 0.01 \text{ }\mu\text{F}$, unless otherwise noted. For the adjustable version (TPS71701,) $V_{OUT} = 2.8 \text{ V}$. Typical values are at $T_A = 25^{\circ}\text{C}$.








Figure 25. Total Output Noise vs Noise Reduction Capacitor











Figure 28. Load Transient Response






Figure 29. Turn-On Response

Figure 30. Power-Up and Power-Down



7 Detailed Description

7.1 Overview

The TPS717 family of low-dropout (LDO) regulators combines the high performance required by many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection with very low headroom ($V_{IN} - V_{OUT}$). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR. A quick-start circuit fast-charges this capacitor at startup. The combination of high performance and low ground current also make the TPS717 family of devices an excellent choice for battery-powered applications. All versions have thermal and overcurrent protection.

7.2 Functional Block Diagrams




Figure 31. Fixed Voltage Versions



Functional Block Diagrams (continued)




Figure 32. Adjustable Voltage Version

7.3 Feature Description

7.3.1 Internal Current Limit

The TPS717 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, do not operate the device in a current-limit state for extended periods of time.

The PMOS pass element in the TPS717 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

7.3.2 Shutdown

The enable pin (EN) is active high and compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

7.3.3 Startup and Noise Reduction Capacitor

Fixed voltage versions of the TPS717 use a quick-start circuit to fast-charge the noise reduction capacitor, C_{NR} , if present (see Figure 31). This circuit allows the combination of very low output noise and fast start-up times. The NR pin is high impedance, so a low-leakage C_{NR} capacitor must be used; most ceramic capacitors are appropriate in this configuration.

Note that for fastest startup, apply V_{IN} first, then drive the enable pin high. If EN is tied to IN, startup is somewhat slower. The quick-start switch is closed for approximately 135 μ s. To ensure that C_{NR} is fully charged during the quick-start time, use a 0.01- μ F or smaller capacitor.



Feature Description (continued)

For output voltages below 1.6 V, a voltage divider on the band-gap reference voltage is employed to optimize output regulation performance for lower output voltages. This configuration results in an additional resistor in the quick-start path and combined with the noise reduction capacitor (C_{NR}) results in slower start-up times for output voltages below 1.6 V.

Equation 1 approximates the start-up time as a function of C_{NR} for output voltages below 1.6 V:

$$t_{START} = 160\mu s + (540 \frac{\mu s}{nF} \times C_{NR} nF)\mu s$$
(1)

7.3.4 Undervoltage Lockout (UVLO)

The TPS717 uses an undervoltage lockout circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a limited glitch immunity so undershoot transients are typically ignored on the input if these transients are less than 5 µs in duration. When the input is lower than 1.4 V, the UVLO circuit may not have enough headroom to keep the output fully off.

7.3.5 Minimum Load

The TPS717 is stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS717 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

7.3.6 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 35°C above the maximum expected ambient condition of a particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS717 is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS717 into thermal shutdown degrades device reliability.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO rising voltage and has not decreased below the UVLO falling threshold
- The input voltage is greater than the nominal output voltage added to the dropout voltage
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold
- The output current is less than the current limit
- The device junction temperature is less than or equal to the maximum specified operating junction temperature

Submit Documentation Feedback



Device Functional Modes (continued)

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO falling voltage, or has not yet exceeded the UVLO rising threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison

		-				
ODEDATING MODE	PARAMETER					
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	T_J		
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > UVLO$	$V_{EN} > V_{EN(high)}$	I _{OUT} < I _{LIM}	T _J < 125°C		
Dropout mode	$UVLO < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	_	T _J < 125°C		
Disabled mode (any true condition disables the device)	V _{IN} < UVLO - V _{hys}	$V_{EN} < V_{EN(low)}$	_	T _J > 160°C		



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS717 belongs to a family of new generation LDO regulators that use innovative circuitry to achieve ultrawide bandwidth and high loop gain, resulting in extremely high PSRR at very low headroom ($V_{IN} - V_{OUT}$). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR when a quick-start circuit fast-charges this capacitor. These features, combined with low noise, enable, low ground pin current, and ultra-small packaging, make this part ideal for many applications. This family of regulators offers sub-band-gap output voltages, current limit, and thermal protection, and is fully specified from -40° C to 125° C.

8.1.1 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot or undershoot magnitude but increases duration of the transient. The TPS717 has an ultra-wide loop bandwidth that allows it to respond quickly to load transient events. As with any regulator, the loop bandwidth is finite and the initial transient voltage peak is controlled by the sizing of the output capacitor. Typically, larger output capacitors reduce the peak and also reduce the bandwidth of the LDO, thus slowing the response time.

8.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1-µF or larger low equivalent series resistance (ESR) capacitor from IN to GND near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1-µF input capacitor may be necessary to ensure stability.

The TPS717 is designed to be stable with ceramic output capacitors of values 1 μF or larger. The X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. The maximum ESR of the output capacitor must be less than 1 Ω . The minimum output capacitance is increased to 5 μF or larger if using an R₂ value outside of the range of 160 k Ω to 320 k Ω .

8.1.3 Dropout Voltage

The TPS717 uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the R_{DSon} of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device functions as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when $(V_{IN} - V_{OUT})$ approaches dropout. This effect is illustrated in Figure 15 through Figure 17 in the *Typical Characteristics* section.

Submit Documentation Feedback



Application Information (continued)

8.1.4 Output Noise

In most LDOs, the band gap is the dominant noise source. If a noise reduction capacitor (C_{NR}) is used with the TPS717, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01- μ F (minimum) noise reduction capacitor; for the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives 2.5 μ A of divider current has the same noise performance as a fixed voltage version.


Equation 2 approximates the total noise referred to the feedback point (FB pin) when $C_{NR} = 0.01 \mu F$:

$$V_{N} = 11.5 \frac{\mu V_{RMS}}{V} \times V_{OUT}$$
 (2)

8.2 Typical Applications

8.2.1 Application for Fixed Voltage Versions and Adjustable Voltage Version

Figure 33 shows the basic circuit connections for the fixed voltage options. Figure 34 gives the connections for the adjustable output version (TPS71701). **Note that the NR pin is not available on the adjustable version**.



Optional 1- μ F input capacitor. May improve source impedance, noise or PSRR.

VIN OUT

TPS71701

EN GND FB

R1

1 μ F

Ceramic

Figure 33. Typical Application Circuit (Fixed Voltage Versions)

Figure 34. Typical Application Circuit (Adjustable Voltage Version)

8.2.1.1 Design Requirements

Table 2 summarizes the design requirements for Figure 36.

Table 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.3 V, ±10%
Output voltage	2.8 V, ±5%
Output current	100 mA typical, 150 mA peak
Output voltage transient deviation	5%
Maximum ambient temperature	85°C

8.2.1.2 Detailed Design Procedure

For the adjustable version (TPS71701), the NR pin is replaced with a feedback (FB) pin. The voltage on this pin sets the output voltage and is determined by the values of R_1 and R_2 . The values of R_1 and R_2 can be calculated for any voltage using the formula given in Equation 3:

$$R_1 = R_2 \times \left(\frac{V_{OUT}}{V_{FB} - 1}\right) \tag{3}$$



The value of R_2 directly impacts the operation of the device and must be chosen in the range of approximately 160 k Ω to 320 k Ω . Sample resistor values for common output voltages are shown in Table 3.

Table 3. Sample 1% Resistor Values for Common Output Voltages

V _{OUT}	R ₁	R ₂
1	80.6 kΩ	324 kΩ
1.2	162 kΩ	324 kΩ
1.5	294 kΩ	332 kΩ
1.8	402 kΩ	324 kΩ
2.5	665 kΩ	316 kΩ
3.3	1.02 MΩ	324 kΩ
5	1.74 ΜΩ	332 kΩ

8.2.1.3 Application Curve




Figure 35. Load Transient Response

8.2.2 Powering a PLL Integrated on an SOC

Figure 36 shows the TPS71701 powering a phase-locked loop (PLL) that is integrated into a system-on-a-chip (SOC).




Figure 36. Typical Application Circuit: PLL on an SOC

Use the input and output capacitors to ensure the voltage transient requirements. A $1-\mu F$ input and $1-\mu F$ output capacitor are selected to maximize the capacitance and minimize capacitor size.

 R_2 is chosen to be 158 k Ω for optimal noise and PSRR, and by Equation 4, R_1 is selected to be 402 k Ω . Both R_1 and R_2 must be 1% tolerance resistors to meet the dc accuracy specification over line, load, and temperature.

Submit Documentation Feedback



8.3 Do's and Don'ts

Do place at least one 1-µF ceramic capacitor as close as possible in the range of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not place any components in the feedback loop except for the output capacitor and feedback resistors.

Do not exceed the device absolute maximum ratings.

Do not float the enable (EN) pin.

9 Power Supply Recommendations

The TPS717 is designed to operate from an input voltage between 2.5 V and 6.5 V. The input supply must provide adequate headroom for the device to operate in a normal mode of operation.

Connect a low output impedance power supply directly to the IN pin of the TPS717. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during startup or load transient events. If inductive impedances are unavoidable, use an input capacitor. To increase the overall PSRR of the power solution, use a pi-filter before the input of the LDO or after the feedback network of the LDO.



10 Layout


10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to the GND pin as possible, connected by wide, component-side, copper surface area. The use of vias and long traces to create LDO component connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the printed circuit board (PCB) itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shields the LDO from noise, and functions similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.

10.2 Layout Examples




 Circles within thermal pad area indicate vias to other layers on the board, for electrical connections or thermal conduction.

Figure 37. Fixed Voltage Layout



Layout Examples (continued)



(1) Circles within thermal pad area indicate vias to other layers on the board, for electrical connections or thermal conduction.

Figure 38. Adjustable Voltage Layout

10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), and is approximated in Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

(5)



Power Dissipation (continued)

A better method of estimating the thermal measure comes from using the thermal metrics Ψ_{JT} and Ψ_{JB} ; see the *Thermal Information* table. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than $R_{\theta JA}$. The junction temperature can be estimated with Equation 5.

$$\begin{split} \Psi_{JT} \colon & T_J = T_T + \Psi_{JT} \bullet P_D \\ \Psi_{JB} \colon & T_J = T_B + \Psi_{JB} \bullet P_D \end{split}$$

where

- P_D is the power dissipation given by Equation 4,
- T_T is the temperature at the center-top of the device package,
- T_B is the PCB temperature measured 1 mm away from the device package on the PCB surface.

NOTE

Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the application note *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS717. The TPS717xxEVM-134 evaluation module (and related user's guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

11.1.2 Device Nomenclature

Table 4. Device Nomenclature (1)

PRODUCT	V _{OUT}
TPS717 xx(x)yyyz	 xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). An 01 denotes an adjustable voltage version. yyy is the package designator. z is the package quantity. R is for a large reel (3000 pieces), T is for a small reel (250 pieces).

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

11.2 Documentation Support

11.2.1 Related Documentation

PMP10651 Test Results, TIDUAE4

TPS717xxEVM-134 Evaluation Module User's Guide, SLVU148

Using New Thermal Metrics, SBVA025

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.



11.4 Trademarks

E2E is a trademark of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





www.ti.com

1-Dec-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71701DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	Samples
TPS71701DCKRG4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	
TPS71701DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	Samples
TPS71701DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	
TPS71709DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	Samples
TPS71709DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	Samples
TPS71709DSETG4	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	Samples
TPS71710DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	
TPS71710DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71711DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	Samples
TPS71711DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	Samples
TPS71711DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	
TPS71712DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	Samples
TPS71712DCKRG4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	
TPS71712DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	Samples
TPS71712DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	
TPS71713DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMW	Samples
TPS71713DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMW	Samples
TPS71715DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	Samples





1-Dec-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71715DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	Samples
TPS71715DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	
TPS717185DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	КВ	Samples
TPS717185DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	КВ	Samples
TPS71718DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	Samples
TPS71718DCKRG4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	
TPS71718DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ВМХ	Samples
TPS71718DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	
TPS71718DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	G6	Samples
TPS71718DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	G6	Samples
TPS71719DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	Samples
TPS71719DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	Samples
TPS71719DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	
TPS71721DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NXL	Samples
TPS71721DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NXL	Samples
TPS71725DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	Samples
TPS71725DCKRG4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	
TPS71725DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	Samples
TPS71726DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRK	Samples
TPS71726DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRK	Samples
TPS71727DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSC	Samples
TPS71727DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSC	Samples
TPS71727DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	KU	Samples





1-Dec-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71727DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	KU	Samples
TPS717285DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRJ	Samples
TPS717285DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRJ	Samples
TPS71728DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	Samples
TPS71728DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	Samples
TPS71728DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	Samples
TPS71728DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	Samples
TPS71729DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJR	Samples
TPS71729DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJR	Samples
TPS71730DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	Samples
TPS71730DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	Samples
TPS71730DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	
TPS71733DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DCKRG4	LIFEBUY	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	
TPS71733DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DCKTG4	LIFEBUY	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	
TPS71733DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DRVRG4	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FV	Samples
TPS71733DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FV	Samples
TPS71745DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	GL	Samples



www.ti.com 1-Dec-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71745DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	GL	Samples
TPS71750DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	PD	Samples
TPS71750DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	PD	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL. Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com 1-Dec-2023

OTHER QUALIFIED VERSIONS OF TPS717:

Automotive : TPS717-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 13-Mar-2022


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71701DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71701DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71701DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71709DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71709DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71710DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71710DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71710DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71710DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71710DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71710DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71711DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71711DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71711DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71711DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71712DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71712DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71712DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
					(mm)	W1 (mm)	` '	` '	, ,	` '	` '	
TPS71712DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71713DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71713DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71713DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71713DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71715DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71715DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71715DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71715DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717185DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS717185DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71718DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71718DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71718DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71718DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71718DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71718DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71719DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71719DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71719DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71719DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71721DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71721DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71721DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71721DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71725DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71725DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71725DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71725DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71726DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71726DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71726DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71726DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71727DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71727DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71727DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS717285DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS717285DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717285DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717285DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71728DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71728DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71728DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71728DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71728DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71728DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71729DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71729DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71729DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71729DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71730DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71730DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71730DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71730DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71733DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71733DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71733DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71733DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71733DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71733DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71733DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71733DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71745DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS71745DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS71750DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71750DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71701DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71701DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71701DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71709DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TPS71709DSET	WSON	DSE	6	250	200.0	183.0	25.0
TPS71710DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71710DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71710DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71710DCKT	SC70	DCK	5	250	340.0	340.0	38.0
TPS71710DRVR	WSON	DRV	6	3000	200.0	183.0	25.0
TPS71710DRVT	WSON	DRV	6	250	203.0	203.0	35.0
TPS71711DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71711DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71711DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71711DCKT	SC70	DCK	5	250	340.0	340.0	38.0
TPS71712DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71712DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71712DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71712DCKT	SC70	DCK	5	250	200.0	183.0	25.0
TPS71713DCKR	SC70	DCK	5	3000	200.0	183.0	25.0



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71713DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71713DCKT	SC70	DCK	5	250	200.0	183.0	25.0
TPS71713DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71715DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71715DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71715DCKT	SC70	DCK	5	250	200.0	183.0	25.0
TPS71715DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS717185DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS717185DSET	WSON	DSE	6	250	200.0	183.0	25.0
TPS71718DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71718DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71718DCKT	SC70	DCK	5	250	200.0	183.0	25.0
TPS71718DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71718DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TPS71718DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71719DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71719DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71719DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71719DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71721DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71721DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71721DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71721DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71725DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71725DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71725DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71725DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71726DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71726DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71726DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71726DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71727DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71727DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71727DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71727DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71727DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TPS71727DSET	WSON	DSE	6	250	200.0	183.0	25.0
TPS717285DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS717285DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS717285DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS717285DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71728DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71728DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71728DCKT	SC70	DCK	5	250	203.0	203.0	35.0




PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71728DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71728DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TPS71728DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71729DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71729DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71729DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71729DCKT	SC70	DCK	5	250	200.0	183.0	25.0
TPS71730DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71730DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71730DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71730DCKT	SC70	DCK	5	250	200.0	183.0	25.0
TPS71733DCKR	SC70	DCK	5	3000	200.0	183.0	25.0
TPS71733DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71733DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71733DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71733DRVR	WSON	DRV	6	3000	200.0	183.0	25.0
TPS71733DRVT	WSON	DRV	6	250	200.0	183.0	25.0
TPS71733DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TPS71733DSET	WSON	DSE	6	250	200.0	183.0	25.0
TPS71745DSER	WSON	DSE	6	3000	182.0	182.0	20.0
TPS71745DSET	WSON	DSE	6	250	182.0	182.0	20.0
TPS71750DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TPS71750DSET	WSON	DSE	6	250	200.0	183.0	25.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.


 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)