









TCA9548A

ZHCSA11G - MAY 2012 - REVISED NOVEMBER 2019

支持复位的 TCA9548A 低电压 8 通道 I²C 开关

1 特性

- 1至8个双向转换开关
- 与 I²C 总线和 SMBus 兼容
- 低电平有效复位输入
- 三个地址引脚,I²C 总线上最多支持八个 TCA9548A 器件
- 通过 I2C 总线进行通道选择,可任意组合
- 加电时所有开关通道取消选定
- 低 R_{ON} 开关
- 支持在 1.8V、2.5V、3.3V 和 5V 总线间进行电压 电平转换
- 加电时无干扰
- 支持热插入
- 低待机电流
- 工作电源电压范围为 1.65V 至 5.5 V
- 5V 耐压输入
- 0至 400kHz 时钟频率
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范
- ESD 保护性能超过 JESD 22 规范要求
 - ±2000V 人体放电模型 (A114-A)
 - 200V 机器模型 (A115-A)
 - ±1000V 充电器件模型 (C101)

2 应用

- 服务器
- 路由器(电信交换设备)
- 工厂自动化
- 具有 I²C 从器件地址冲突(例如,多个完全一样的 温度传感器)的产品

3 说明

TCA9548A 器件配有八个可通过 I²C 总线控制的双向转换开关。串行时钟/串行数据 (SCL/SDA) 上行对可扩展为 8 个下行对或通道。根据可编程控制寄存器的内容,可选择任一单独 SCn/SDn 通道或者通道组合。这些下游通道可用于解决 I²C 从器件地址冲突。例如,如果应用中需要八个完全相同的数字温度传感器,则每个通道 (0-7) 可以连接一个传感器。

发生超时或其他不当操作时,系统主控器可通过将RESET 输入置为低电平来复位 TCA9548A。同样,加电复位即可取消选中所有通道并初始化 I²C/SMBus 状态机。将RESET 置为有效也可实现复位和初始化,并且无需将部件断电。这样可以在下游 I²C 总线之一卡在低电平状态时进行恢复。


开关上有导通栅极,这样 VCC 引脚便可用于限制通过 TCA9548A 的最大高电压。限制最大高电压后,可以 在每个对上使用不同的总线电压,从而让 1.8V、2.5V 或 3.3V 部件能够在没有任何额外保护的情况下与 5V 部件通信。对于每个通道,外部上拉电阻器将总线电压上拉至所需的电压水平。所有 I/O 引脚为 5V 耐压。

器件信息(1)

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|----------------|------------|-----------------|
| TC 4 0 5 4 0 4 | TSSOP (24) | 7.80mm × 4.40mm |
| TCA9548A | VQFN (24) | 4.00mm × 4.00mm |

(1) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。

简化应用示意图



A



| _ | |
|---|------------|
| | — . |
| | 70 |
| | - 210 |
| | |

| 1 | 特性1 | | 8.3 Feature Description | 14 |
|---|--|----|----------------------------------|----|
| 2 | 应用 1 | | 8.4 Device Functional Modes | 14 |
| 3 | 说明 1 | | 8.5 Programming | 14 |
| 4 | 修订历史记录 | 9 | Application and Implementation | 20 |
| 5 | Pin Configuration and Functions | | 9.1 Application Information | 20 |
| 6 | Specifications5 | | 9.2 Typical Application | 20 |
| O | • | 10 | Power Supply Recommendations | 24 |
| | 6.1 Absolute Maximum Ratings | | 10.1 Power-On Reset Requirements | |
| | 6.3 Recommended Operating Conditions | 11 | Layout | 26 |
| | 6.4 Thermal Information | | 11.1 Layout Guidelines | |
| | 6.5 Electrical Characteristics 6 | | 11.2 Layout Example | |
| | 6.6 I ² C Interface Timing Requirements | 12 | 器件和文档支持 | |
| | 6.7 Reset Timing Requirements | | 12.1 文档支持 | |
| | 6.8 Switching Characteristics | | 12.2 接收文档更新通知 | |
| | 6.9 Typical Characteristics | | 12.3 支持资源 | |
| 7 | Parameter Measurement Information | | 12.4 商标 | |
| - | | | 12.5 静电放电警告 | |
| 8 | Detailed Description | | 12.6 Glossary | |
| | 8.1 Overview | 13 | 机械、封装和可订购信息 | |
| | 8.2 Functional Block Diagram | 13 | 小的的 对农业的 以为旧心 | 21 |
| | | | | |

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

| Changes from Revision F (November 2016) to Revision G Changed the appearance of the PW package and the RGE package images Changed T_J from 90 C to 130 C in lower voltage V_{CC} conditions Changed T_A from 85 C to 125C for lower voltage V_{CC} conditions Changed From: V_{CC} = 2.3 V to 3.6 V To: V_{CC} = 1.65 V to 5.5 V in the <i>Electrical Characteristics</i> conditions Changed V_O min from 0.9V to 0.6 V. Added standby mode specifications for > 85 C T_A. Changed R_I = 1 kW To: R_I = 1 KΩ in 6 | Page | |
|--|--|--------------|
| • | Changed the appearance of the PW package and the RGE package images | <u>∠</u> |
| • | Changed T _J from 90 C to 130 C in lower voltage V _{CC} conditions | [|
| • | Changed T _A from 85 C to 125C for lower voltage V _{CC} conditions | 5 |
| • | Changed From: V _{CC} = 2.3 V to 3.6 V To: V _{CC} = 1.65 V to 5.5 V in the <i>Electrical Characteristics</i> conditions | 6 |
| • | Changed V _O min from 0.9V to 0.6 V | (|
| • | Added standby mode specifications for > 85 C T _A | (|
| • | Changed $R_1 = 1$ kW To: $R_1 = 1$ K Ω in $\boxed{8}$ 6 | 11 |

| Changes from Revision E (October 2015) to Revision F Pag ● 更新了说明部分 ● 已添加添加了新的可订购器件型号,TCA9548AMRGER | Page | |
|--|--------------------------------|----------|
| • | 更新了说明 部分 | ······ · |
| • | 已添加 添加了新的可订购器件型号,TCA9548AMRGER | |

| C | Changes from Revision D (January 2015) to Revision E Updated Pin Functions table. Added new I ² C Sections and read/write description | Pag | |
|---|--|-----|--|
| • | Updated Pin Functions table. | | |
| • | Added new I ² C Sections and read/write description | 1 | |

| Ch | Changes from Revision C (November 2013) to Revision D Pag | | | | | | Page |
|----|---|-----------|-------------------------|--------|----------|---------|------|
| _ | 口汤加 引脚配罗和力纶 郊八 | CCD 如ウは 主 | #生 #4 2 2 0 0 0 0 7 1 1 | 现从小公母子 | 应用和党族 如八 | 市海海沙 郊八 | |

| • | Updated Typical Application schematic. | 2 |
|---|--|---|
| | 布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分 | * |
| • | 口称加 升冲癿直相为化 即力、 LOD 被足值 农、竹庄 奶奶 即力、 做什么能快入、 些用相关地 即力、 电冰连区 即力、 | |






| Changes from Revision B (November 2013) to Revision C | Page |
|---|------|
| Updated V _{POR} and I _{CC} standby specification. | |
| Changes from Revision A (July 2012) to Revision B | Page |
| | |
| • 更新了文档格式 | |



5 Pin Configuration and Functions



Pin Functions

| | PIN | | | | | |
|-------|---------------|--------------|-------|--|--|--|
| NAME | TSSOP (PW) | QFN (RGE) | TYPE | DESCRIPTION | | |
| A0 | 1 | 22 | I | Address input 0. Connect directly to V _{CC} or ground | | |
| A1 | 2 | 23 | I | Address input 1. Connect directly to V _{CC} or ground | | |
| A2 | 21 | 18 | I | Address input 2. Connect directly to V _{CC} or ground | | |
| GND | 12 | 9 | _ | Ground | | |
| RESET | 3 | 24 | I | Active-low reset input. Connect to V _{CC} or V _{DPUM} ⁽¹⁾ through a pull-up resistor, if not used | | |
| SD0 | 4 | 1 | I/O | Serial data 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor | | |
| SC0 | 5 | 2 | I/O | Serial clock 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor | | |
| SD1 | 6 | 3 | I/O | Serial data 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor | | |
| SC1 | 7 | 4 | I/O | Serial clock 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor | | |
| SD2 | 8 | 5 | I/O | Serial data 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor | | |
| SC2 | 9 | 6 | I/O | Serial clock 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor | | |
| SD3 | 10 | 7 | I/O | Serial data 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor | | |
| SC3 | 11 | 8 | I/O | Serial clock 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor | | |
| SD4 | 13 | 10 | I/O | Serial data 4. Connect to V _{DPU4} ⁽¹⁾ through a pull-up resistor | | |
| SC4 | 14 | 11 | I/O | Serial clock 4. Connect to V _{DPU4} ⁽¹⁾ through a pull-up resistor | | |
| SD5 | 15 | 12 | I/O | Serial data 5. Connect to V _{DPU5} ⁽¹⁾ through a pull-up resistor | | |
| SC5 | 16 | 13 | I/O | Serial clock 5. Connect to V _{DPU5} ⁽¹⁾ through a pull-up resistor | | |
| SD6 | 17 | 14 | I/O | Serial data 6. Connect to V _{DPU6} ⁽¹⁾ through a pull-up resistor | | |
| SC6 | 18 | 15 | I/O | Serial clock 6. Connect to V _{DPU6} ⁽¹⁾ through a pull-up resistor | | |
| SD7 | 19 | 16 | I/O | Serial data 7. Connect to V _{DPU7} ⁽¹⁾ through a pull-up resistor | | |
| SC7 | 20 | 17 | I/O | Serial clock 7. Connect to V _{DPU7} ⁽¹⁾ through a pull-up resistor | | |
| SCL | 22 | 19 | I/O | Serial clock bus. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor | | |
| SDA | 23 | 20 | I/O | Serial data bus. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor | | |
| VCC | 24 | 21 | Power | Supply voltage | | |

⁽¹⁾ V_{DPUX} is the pull-up reference voltage for the associated data line. V_{DPUM} is the master I²C reference voltage and V_{DPU0}-V_{DPU7} are the slave channel reference voltages.



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | | MIN | MAX | UNIT | |
|------------------|------------------------------|-------------------------|--|------|-----|------|--|
| V_{CC} | Supply voltage | | | -0.5 | 7 | V | |
| VI | Input voltage ⁽²⁾ | | | | 7 | V | |
| I | Input current | | | | 20 | mA | |
| Io | Output current | | | -25 | | mA | |
| I _{CC} | Supply current | | | | 100 | mA | |
| T _{stg} | Storage temperature | | | | 150 | °C | |
| _ | May Junction Tomporature | V _{CC} ≤ 3.6 V | | | 130 | °C | |
| TJ | Max Junction Temperature | V _{CC} ≤ 5.5 V | | | 90 | | |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------|-------------------------|--|-------|------|
| V | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | V |
| V(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| | | | MIN | MAX | UNIT |
|-----------------|--------------------------------|--|-----------------------|---------------------|------|
| V | Supply voltage | -40 °C ≤ T _A ≤ 85 °C | 1.65 | 5.5 | V |
| V _{CC} | Supply voltage | 85 °C < T _A ≤ 125 °C | 1.65 | 3.6 | V |
| V | High lovel input voltage | SCL, SDA | $0.7 \times V_{CC}$ | 6 | V |
| V _{IH} | High-level input voltage | A2–A0, RESET | 0.7 × V _{CC} | $V_{CC} + 0.5$ | V |
| \/ | Low level input valtage | SCL, SDA | -0.5 | $0.3 \times V_{CC}$ | V |
| V_{IL} | Low-level input voltage | A2-A0, RESET | -0.5 | $0.3 \times V_{CC}$ | V |
| т | Operating free air temperature | 3.6 V < V _{CC} ≤ 5.5 V | -40 | 85 | °C |
| T _A | Operating free-air temperature | $1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}$ | -40 | 125 | C |

6.4 Thermal Information

| | | TCAS | 9548A | |
|----------------------|--|------------|------------|------|
| | THERMAL METRIC ⁽¹⁾ | PW (TSSOP) | RGE (VQFN) | UNIT |
| | | 24 PINS | 24 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 108.8 | 57.2 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 54.1 | 62.5 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 62.7 | 34.4 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 10.9 | 3.8 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 62.3 | 34.4 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | 15.5 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics⁽¹⁾

V_{CC} = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted)

| | PARAMETE | R | TEST CONDITIONS | V _{CC} | MIN | TYP ⁽²⁾ | MAX | UNIT | | |
|-------------------|------------------------------|--------------------------------|---|------------------|-------|--------------------|------|------|---|--|
| V _{PORR} | Power-on reset v | oltage, V _{CC} rising | No load, V _I = V _{CC} or GND ⁽³⁾ | | | 1.2 | 1.5 | ٧ | | |
| V _{PORF} | Power-on reset v falling (4) | oltage, V _{CC} | No load, V _I = V _{CC} or GND ⁽³⁾ | | 0.8 | 1 | | V | | |
| | | | | 5 V | | 3.6 | | | | |
| | | | | 4.5 V to 5.5 V | 2.6 | | 4.5 | | | |
| | | | | 3.3 V | | 1.9 | | | | |
| . , | 0 11 1 1 1 | | V V 1 400 4 | 3 V to 3.6 V | 1.6 | | 2.8 | | | |
| $V_{o(sw)}$ | Switch output vol | tage | $V_{i(sw)} = V_{CC}$, $I_{SWout} = -100 \mu A$ | 2.5 V | | 1.5 | | V | | |
| | | | | 2.3 V to 2.7 V | 1.1 | | 2 | | | |
| | | | | 1.8 V | | 1.1 | | | | |
| | | | | 1.65 V to 1.95 V | 0.6 | | 1.25 | | | |
| | | | V _{OL} = 0.4 V | | 3 | 6 | | | | |
| l _{OL} | SDA | | V _{OL} = 0.6 V | 1.65 V to 5.5 V | 6 | 9 | | mA | | |
| | SCL, SDA | | | | -1 | | 1 | | | |
| | SC7-SC0, SD7- | SD0 | | | -1 | | 1 | | | |
| I _I | A2-A0 | | $V_I = V_{CC}$ or $GND^{(3)}$ | 1.65 V to 5.5 V | -1 | | 1 | μА | | |
| | RESET | | | | -1 | | 1 | | | |
| | | | | 5.5 V | | 50 | 80 | | | |
| | | | | 3.6 V | | 20 | 35 | | | |
| | | $f_{SCL} = 400 \text{ kHz}$ | $V_I = V_{CC}$ or $GND^{(3)}$, $I_O = 0$ | 2.7 V | | 11 | 20 | | | |
| | | | | 1.65 V | | 6 | 10 | | | |
| | Operating mode | | | 5.5 V | | 9 | 30 | | | |
| | | | V V CND(3) I | 3.6 V | | 6 | 15 | | | |
| | | f _{SCL} = 100 kHz | $V_I = V_{CC}$ or $GND^{(3)}$, $I_O = 0$ | 2.7 V | | 4 | 8 | | | |
| | | | 1.65 V | 1.65 V | | 2 | 4 | | | |
| | | | | 5.5 V | | 0.2 | 2 | | | |
| Icc | | | $V_{I} = GND^{(3)}, I_{O} = 0, -40 \text{ °C} \le T_{A} \le$ | 3.6 V | | 0.1 | 2 | μΑ | | |
| | | | | Low inputs | 85 °C | 2.7 V | | 0.1 | 1 | |
| | | | | 1.65 V | | 0.1 | 1 | | | |
| | | | | 5.5 V | | 0.2 | 2 | | | |
| | Standby mode | 18.1. | $V_1 = V_{CC}, I_O = 0, -40 \text{ °C} \le T_A \le 85 \text{ °C}$ | 3.6 V | | 0.1 | 2 | | | |
| | | High inputs | 85 °C | 2.7 V | | 0.1 | 1 | | | |
| | | | | 1.65 V | | 0.1 | 1 | | | |
| | | | | 3.6 V | | 1 | 2 | | | |
| | | Low and High Inputs | | 2.7 V | | 0.7 | 1.5 | | | |
| | | Inputs | T _A ≤ 125 °C | 1.65 V | | 0.4 | 1 | | | |
| | Supply-current | 001 004 | SCL or SDA input at 0.6 V, Other inputs at V _{CC} or GND ⁽³⁾ | 4.05.7/1- 5.5.7/ | | 3 | 20 | Δ. | | |
| Δl _{CC} | change | SCL, SDA | SCL or SDA input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or $\text{GND}^{(3)}$ | 1.65 V to 5.5 V | | 3 | 20 | μА | | |
| | A2-A0 | | $V_{I} = V_{CC} \text{ or GND}^{(3)}$ | | | 4 | 5 | | | |
| C_{i} | RESET | | AI = ACC OL GIADAA | 1.65 V to 5.5 V | | 4 | 5 | pF | | |
| | SCL | - | V _I = V _{CC} or GND ⁽³⁾ , Switch OFF | | | 20 | 28 | | | |

For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges.

All typical values are at nominal supply voltage (1.8-, 2.5-, 3.3-, or 5-V V_{CC}), V_{CC} , V_{CC} ,

⁽⁴⁾



Electrical Characteristics⁽¹⁾ (continued)

 V_{CC} = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP ⁽²⁾ | MAX | UNIT |
|--------------------------|----------------------|---|---|-----|--------------------|-----|------|
| C. (5) | SDA | $V_I = V_{CC}$ or GND ⁽³⁾ , Switch OFF | 1 65 V to 5 5 V | | 20 | 28 | ~F |
| C _{io(off)} (5) | SC7-SC0, SD7-SD0 | V _I = V _{CC} of GND ⁽²⁾ , Switch OFF | D ⁽³⁾ , Switch OFF 1.65 V to 5.5 V | | | | pF |
| | | V 04V L 45 mA | 4.5 V to 5.5 V | 4 | 10 | 20 | |
| D | Switch-on resistance | $V_O = 0.4 \text{ V}, I_O = 15 \text{ mA}$ | 3 V to 3.6 V | 5 | 12 | 30 | Ω |
| R _{ON} | Switch-on resistance | V 04V L 10 mA | 2.3 V to 2.7 V | 7 | 15 | 45 | 12 |
| | | $V_O = 0.4 \text{ V}, I_O = 10 \text{ mA}$ | 1.65 V to 1.95 V | 10 | 25 | 70 | |

⁽⁵⁾ C_{io(ON)} depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.

6.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 🗵 5)

| | | | MIN | MAX | UNIT | | |
|------------------------|---|---|------------------------|------|------|--|--|
| STANDAR | D MODE | | · | | | | |
| f _{scl} | I ² C clock frequency | | 0 | 100 | kHz | | |
| t _{sch} | I ² C clock high time | | 4 | | μS | | |
| t _{scl} | I ² C clock low time | I ² C clock low time | | | | | |
| t _{sp} | I ² C spike time | | 50 | ns | | | |
| t _{sds} | I ² C serial-data setup time | | 250 | | ns | | |
| t _{sdh} | I ² C serial-data hold time | | 0 ⁽¹⁾ | | μS | | |
| t _{icr} | I ² C input rise time | | | 1000 | ns | | |
| t _{icf} | I ² C input fall time | | | 300 | ns | | |
| t _{ocf} | I ² C output (SDn) fall time (10-pF to 40 | 0-pF bus) | | 300 | ns | | |
| t _{buf} | I ² C bus free time between stop and st | art | 4.7 | | μS | | |
| t _{sts} | I ² C start or repeated start condition se | 4.7 | | μS | | | |
| t _{sth} | I ² C start or repeated start condition ho | 4 | | μS | | | |
| t_{sps} | I ² C stop condition setup | 4 | | μS | | | |
| t _{vdL(Data)} | Valid-data time (high to low) (2) | SCL low to SDA output low valid | | 1 | μS | | |
| t _{vdH(Data)} | Valid-data time (low to high) (2) | SCL low to SDA output high valid | | 0.6 | μS | | |
| t _{vd(ack)} | Valid-data time of ACK condition | ACK signal from SCL low to SDA output low | | 1 | μS | | |
| C _b | I ² C bus capacitive load | | | 400 | pF | | |
| FAST MOD | DE | | • | · | | | |
| f _{scl} | I ² C clock frequency | | 0 | 400 | kHz | | |
| t _{sch} | I ² C clock high time | | 0.6 | | μS | | |
| t _{scl} | I ² C clock low time | | 1.3 | | μS | | |
| t _{sp} | I ² C spike time | | | 50 | ns | | |
| t _{sds} | I ² C serial-data setup time | | 100 | | ns | | |
| t _{sdh} | I ² C serial-data hold time | | 0 ⁽¹⁾ | | μS | | |
| t _{icr} | I ² C input rise time | 20 + 0.1C _b | 300 | ns | | | |
| t _{icf} | I ² C input fall time | | 20 + 0.1C _b | 300 | ns | | |
| t _{ocf} | I ² C output (SDn) fall time (10-pF to 40 | 0-pF bus) | 20 + 0.1C _b | 300 | ns | | |

⁽¹⁾ A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH} min of the SCL signal), to bridge the undefined region of the falling edge of SCL.

²⁾ Data taken using a 1-kΩ pull-up resistor and 50-pF load (see 🛭 6)

⁽³⁾ C_b = total bus capacitance of one bus line in pF



I²C Interface Timing Requirements (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see ₹ 5)

| | | | MIN | MAX | UNIT |
|------------------------|---|---|-----|-----|------|
| t _{buf} | I ² C bus free time between stop and sta | art | 1.3 | | μS |
| t _{sts} | I ² C start or repeated start condition se | 0.6 | | μS | |
| t _{sth} | I ² C start or repeated start condition ho | 0.6 | | μS | |
| t _{sps} | I ² C stop condition setup | | 0.6 | | μS |
| t _{vdL(Data)} | Valid-data time (high to low) (2) | SCL low to SDA output low valid | | 1 | μS |
| t _{vdH(Data)} | Valid-data time (low to high) (2) | SCL low to SDA output high valid | | 0.6 | μS |
| t _{vd(ack)} | Valid-data time of ACK condition | ACK signal from SCL low to SDA output low | | 1 | μS |
| C _b | I ² C bus capacitive load | | | 400 | pF |

6.7 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | MIN | MAX | UNIT |
|-----------------------|-----------------------------------|-----|-----|------|
| $t_{W(L)}$ | Pulse duration, RESET low | 6 | | ns |
| t _{REC(STA)} | Recovery time from RESET to start | 0 | | ns |

6.8 Switching Characteristics

over recommended operating free-air temperature range, C_L ≤ 100 pF (unless otherwise noted) (see 图 5)


| | PARAMETE | R | FROM (INPUT) | TO (OUTPUT) | MIN MAX | UNIT |
|----------------------|------------------------|--------------------------------------|-----------------|----------------|---------|------|
| t _{pd} (1) | Propagation delay time | $R_{ON} = 20 \Omega, C_L = 15 pF$ | SDA or SCL | SDn or SCn | 0.3 | ns |
| t _{rst} (2) | RESET time (SDA clear) | $R_{ON} = 20 \Omega$, $C_L = 50 pF$ | RESET | SDA | 500 | ns |

⁽¹⁾ The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

⁽²⁾ t_{rst} is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t_{WL}.




6.9 Typical Characteristics






7 Parameter Measurement Information



SDA LOAD CONFIGURATION



VOLTAGE WAVEFORMS


| BYTE | DESCRIPTION |
|------|--------------------------|
| 1 | I ² C address |
| 2, 3 | P-port data |

- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- C. Not all parameters and waveforms are applicable to all devices.


图 5. I²C Load Circuit and Voltage Waveforms



Parameter Measurement Information (接下页)



SDA LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_t/t_f ≤ 30 ns.
- C. I/Os are configured as inputs.
- D. Not all parameters and waveforms are applicable to all devices.

图 6. Reset Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The TCA9548A is an 8-channel, bidirectional translating I²C switch. The master SCL/SDA signal pair is directed to eight channels of slave devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.


The device offers an active-low RESET input which resets the state machine and allows the TCA9548A to recover must one of the downstream I²C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V_{CC}, also known as a power-on reset (POR). Both the RESET function and a POR cause all channels to be deselected.

The connections of the I²C data path are controlled by the same I²C master device that is switched to communicate with multiple I²C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



8.2 Functional Block Diagram





8.3 Feature Description

The TCA9548A is an 8-channel, bidirectional translating switch for I²C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I²C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I²C data flow. Depending on the application, voltage translation of the I²C bus can also be achieved using the TCA9548A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I²C bus enters a fault state, the TCA9548A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

8.4 Device Functional Modes

8.4.1 RESET Input

The $\overline{\text{RESET}}$ input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL} , the TCA9548A resets its registers and I^2C state machine and deselects all channels. The $\overline{\text{RESET}}$ input must be connected to V_{CC} through a pull-up resistor.

8.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{PORR} . At this point, the reset condition is released, and the TCA9548A registers and I^2C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below V_{PORF} to reset the device.

8.5 Programming

8.5.1 I²C Interface

The TCA9548A has a standard bidirectional I²C interface that is controlled by a master device in order to be configured or read the status of this device. Each slave on the I²C bus has a specific device address to differentiate between other slave devices that are on the same I²C bus. Many slave devices require configuration upon startup to set the behavior of the device. This is typically done when the master accesses internal register maps of the slave, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I²C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to V_{CC} through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I²C lines. (For further details, see the $^{\beta}C$ Pull-up Resistor Calculation application report. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition (See $\[mathbb{S}\]$ 7 and $\[mathbb{S}\]$ 8).

The following is the general procedure for a master to access a slave device:

- 1. If a master wants to send data to a slave:
 - Master-transmitter sends a START condition and addresses the slave-receiver.
 - Master-transmitter sends data to slave-receiver.
 - Master-transmitter terminates the transfer with a STOP condition.
- 2. If a master wants to receive or read data from a slave:
 - Master-receiver sends a START condition and addresses the slave-transmitter.
 - Master-receiver sends the requested register to read to slave-transmitter.
 - Master-receiver receives data from the slave-transmitter.



Programming (接下页)

- Master-receiver terminates the transfer with a STOP condition.




图 7. Definition of Start and Stop Conditions




图 8. Bit Transfer

8.5.2 Device Address

S 9 shows the address byte of the TCA9548A.




图 9. TCA9548A Address



Programming (接下页)

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

表 1 shows the TCA9548A address reference.

表 1. Address Reference

| | INPUTS | | I ² C BUS SLAVE ADDRESS |
|----|--------|----|------------------------------------|
| A2 | A1 | A0 | I C BUS SLAVE ADDRESS |
| L | L | L | 112 (decimal), 70 (hexadecimal) |
| L | L | Н | 113 (decimal), 71 (hexadecimal) |
| L | Н | L | 114 (decimal), 72 (hexadecimal) |
| L | Н | Н | 115 (decimal), 73 (hexadecimal) |
| Н | L | L | 116 (decimal), 74 (hexadecimal) |
| Н | L | Н | 117 (decimal), 75 (hexadecimal) |
| Н | Н | L | 118 (decimal), 76 (hexadecimal) |
| Н | Н | Н | 119 (decimal), 77 (hexadecimal) |

8.5.3 Bus Transactions

Data must be sent to and received from the slave devices, and this is accomplished by reading from or writing to registers in the slave device.

Registers are locations in the memory of the slave which contain information, whether it be the configuration information or some sampled data to send back to the master. The master must write information to these registers in order to instruct the slave device to perform a task.

While it is common to have registers in I²C slaves, note that not all slave devices have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the slave address, instead of addressing a register. The TCA9548A is example of a single-register device, which is controlled via I²C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the master merely writes the register data after the slave address, skipping the register number.

8.5.3.1 Writes

To write on the I^2C bus, the master sends a START condition on the bus with the address of the slave, as well as the last bit (the R/\overline{W} bit) set to 0, which signifies a write. The slave acknowledges, letting the master know it is ready. After this, the master starts sending the control register data to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master terminates the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what is in the register.

10 shows an example of writing a single byte to a slave register.



Master controls SDA line
Slave controls SDA line

Write to one register in a device





图 10. Write to Register

8.5.3.2 Reads

Reading from a slave is very similar to writing, but the master sends a START condition, followed by the slave address with the R/W bit set to 1 (signifying a read). The slave acknowledges the read request, and the master releases the SDA bus but continues supplying the clock to the slave. During this part of the transaction, the master becomes the master-receiver, and the slave becomes the slave-transmitter.

The master continues to send out the clock pulses, but releases the SDA line so that the slave can transmit data. At the end of every byte of data, the master sends an ACK to the slave, letting the slave know that it is ready for more data. Once the master has received the number of bytes it is expecting, it sends a NACK, signaling to the slave to halt communications and release the bus. The master follows this up with a STOP condition.

■ 11 shows an example of reading a single byte from a slave register.






图 11. Read from Control Register



8.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the TCA9548A (see 12). This register can be written and read via the I²C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received.

Channel Selection Bits (Read/Write)




图 12. Control Register

表 2 shows the TCA9548A Command Byte Definition.

表 2. Command Byte Definition

| | | С | ONTROL RE | GISTER BIT | rs | | | |
|----|----|----|-----------|------------|----|----|----|---|
| В7 | В6 | B5 | B4 | В3 | B2 | B1 | В0 | COMMAND |
| Х | Х | Х | Х | Х | Х | Х | 0 | Channel 0 disabled |
| ۸ | ^ | ^ | ^ | ^ | ^ | ^ | 1 | Channel 0 enabled |
| Х | X | X | x | X | X | 0 | X | Channel 1 disabled |
| ^ | ^ | ^ | ^ | ^ | ^ | 1 | ^ | Channel 1 enabled |
| Х | Х | X | x | X | 0 | X | X | Channel 2 disabled |
| ^ | ^ | ^ | ^ | ^ | 1 | ^ | ^ | Channel 2 enabled |
| Х | × | Х | X | 0 | X | X | X | Channel 3 disabled |
| ^ | ^ | | | 1 | | ^ | ^ | Channel 3 enabled |
| Х | | | 0 | X | Х | X | X | Channel 4 disabled |
| ^ | X | X | 1 | ^ | ^ | ^ | ^ | Channel 4 enabled |
| Х | X | 0 | Х | X | Х | Х | X | Channel 5 disabled |
| ^ | ^ | 1 | ^ | ^ | ^ | ^ | ^ | Channel 5 enabled |
| Х | 0 | X | X | X | X | X | X | Channel 6 disabled |
| ^ | 1 | ^ | ^ | ^ | ^ | ^ | ^ | Channel 6 enabled |
| 0 | X | X | х | X | Х | V | X | Channel 7 disabled |
| 1 | ^ | ^ | ^ | ^ | ^ | X | ^ | Channel 7 enabled |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No channel selected, power-up/reset default state |



8.5.5 RESET Input

The $\overline{\text{RESET}}$ input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL} , the TCA9548A resets its registers and I^2C state machine and deselects all channels. The $\overline{\text{RESET}}$ input must be connected to V_{CC} through a pull-up resistor.

8.5.6 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{POR} . At that point, the reset condition is released and the TCA9548A registers and I^2C state machine initialize to their default states. After that, V_{CC} must be lowered to below V_{POR} and then back up to the operating voltage for a power-reset cycle.



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Applications of the TCA9548A contain an I^2C (or SMBus) master device and up to eight I^2C slave devices. The downstream channels are ideally used to resolve I^2C slave address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I^2C master can move on and read the next channel.


In an application where the I²C bus contains many additional slave devices that do not result in I²C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches are enabled simultaneously, additional design requirements must be considered (see the *Design Requirements* section and *Detailed Design Procedure* section).

9.2 Typical Application

■ 13 shows an application in which the TCA9548A can be used.



Typical Application (接下页)



Pin numbers shown are for the PW package.

图 13. Typical Application Schematic



Typical Application (接下页)

9.2.1 Design Requirements

A typical application of the TCA9548A contains one or more data pull-up voltages, V_{DPUX} , one for the master device (V_{DPUM}) and one for each of the selectable slave channels ($V_{DPU0} - V_{DPU7}$). In the event where the master device and all slave devices operate at the same voltage, then $V_{DPUM} = V_{DPUX} = VCC$. In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate V_{CC} voltage.

The A0, A1, and A2 pins are hardware selectable to control the slave address of the TCA9548A. These pins may be tied directly to GND or V_{CC} in the application.

If multiple slave channels are activated simultaneously in the application, then the total I_{OL} from SCL/SDA to GND on the master side is the sum of the currents through all pull-up resistors, R_p .

The pass-gate transistors of the TCA9548A are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that is passed from one I^2C bus to another.

9.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors, R_p , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of V_{DPUX} , $V_{OL,(max)}$, and I_{OL} as shown in $\Delta \vec{x}$ 1:

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b as shown in $\Delta \vec{z}$ 2:


$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an 12 C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A, $C_{io(OFF)}$, the capacitance of wires, connections and traces, and the capacitance of each individual slave on a given channel. If multiple channels are activated simultaneously, each of the slaves on all channels contribute to total bus capacitance.



Typical Application (接下页)

9.2.3 Application Curves






10 Power Supply Recommendations

The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9548A is powered on for the first time or anytime the device must be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I²C bus logic is initialized properly.

10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in <a>8 17.



 V_{CC} is Lowered Below the POR Threshold, Then Ramped Back Up to V_{CC}

图 17. Power-On Reset Waveform

表 3 specifies the performance of the power-on reset feature for TCA9548A for both types of power-on reset.

PARAMETER MIN MAX UNIT Fall time See 8 17 100 1 ms V_{CC_FT} See 图 17 0.1 100 V_{CC_RT} Rise time ms Time to re-ramp (when V_{CC} drops below $V_{PORF(min)} - 50$ mV or V_{CC_TRR} See 8 17 40 μS when V_{CC} drops to GND) Level that V_{CC} can glitch down to, but not cause a functional See 8 18 V $V_{CC\ GH}$ 1.2 disruption when $V_{CC\ GW} = 1~\mu s$ Glitch width that does not cause a functional disruption when V_{CC_GW} See 8 18 10 μS $V_{CC\ GH} = 0.5 \times V_{CC}$

表 3. Recommended Supply Sequencing and Ramp Rates⁽¹⁾

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. 图 18 and 表 3 provide more information on how to measure these specifications.





图 18. Glitch Width and Glitch Height

⁽¹⁾ All supply sequencing and ramp rate values are measured at $T_A = 25^{\circ}C$



 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I^2C/SMB us state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. 8 19 and 8 3 provide more details on this specification.





11 Layout

11.1 Layout Guidelines

For PCB layout of the TCA9548A, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all V_{DPUX} voltages and V_{CC} could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V_{DPUM} and $V_{DPU0} - V_{DPU7}$, may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I²C bus capacitance added by PCB parasitics, data lines (SCn and SDn) must be a short as possible and the widths of the traces must also be minimized (for example, 5-10 mils depending on copper weight).

11.2 Layout Example




图 20. Layout Schematic



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

- 《I2C 总线上拉电阻计算》
- 《I2C 总线在采用中继器时的最高时钟频率》
- 《逻辑器件简介》
- 《理解 I2C 总线》
- 《为新设计挑选合适的 I2C 器件》
- 《TCA9548AEVM 用户指南》

12.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2ETM support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| TCA9548AMRGER | ACTIVE | VQFN | RGE | 24 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PW548A | Samples |
| TCA9548APWR | ACTIVE | TSSOP | PW | 24 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | PW548A | Samples |
| TCA9548ARGER | ACTIVE | VQFN | RGE | 24 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | PW548A | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM



10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TCA9548AMRGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| TCA9548APWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| TCA9548ARGER | VQFN | RGE | 24 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |


www.ti.com 3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TCA9548AMRGER | VQFN | RGE | 24 | 3000 | 356.0 | 356.0 | 35.0 |
| TCA9548APWR | TSSOP | PW | 24 | 2000 | 356.0 | 356.0 | 35.0 |
| TCA9548ARGER | VQFN | RGE | 24 | 3000 | 356.0 | 356.0 | 35.0 |

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)