


### 3.3-V CAN TRANSCEIVERS

### **FEATURES**


- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Operates With a 3.3-V Supply
- Low Power Replacement for the PCA82C250 Footprint
- Bus/Pin ESD Protection Exceeds 15-kV HBM
- Controlled Driver Output Transition Times for Improved Signal Quality on the SN65HVD230Q and SN65HVD231Q
- Unpowered Node Does Not Disturb the Bus
- Compatible With the Requirements of the ISO 11898 Standard
- Low-Current SN65HVD230Q Standby Mode 370 μA Typical
- Low-Current SN65HVD231Q Sleep Mode 0.1 μA Typical
- Designed for Signaling Rates<sup>‡</sup> Up To 1 Megabit/Second (Mbps)


### logic diagram (positive logic)

SN65HVD230Q, SN65HVD231Q Logic Diagram (Positive Logic)




- Thermal Shutdown Protection
- Open-Circuit Fail-Safe Design





SN65HVD232Q Logic Diagram (Positive Logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>‡</sup> The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

SGLS398A - APRIL 2002 - REVISED APRIL 2008

### **DESCRIPTION**

The SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q controller area network (CAN) transceivers are designed for use with the Texas Instruments TMS320Lx240x 3.3-V DSPs with CAN controllers, or with equivalent devices. They are intended for use in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. Each CAN transceiver is designed to provide differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 Mbps.

Designed for operation in especially-harsh environments, these devices feature cross-wire protection, loss-of-ground and overvoltage protection, overtemperature protection, as well as wide common-mode range.

The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications. It operates over a -2-V to 7-V common-mode range on the bus, and it can withstand common-mode transients of  $\pm 25$  V.

On the SN65HVD230Q and SN65HVD231Q,  $R_S$  (pin 8) provides three different modes of operation: high-speed, slope control, and low-power modes. The high-speed mode of operation is selected by connecting pin 8 to ground, allowing the transmitter output transistors to switch on and off as fast as possible with no limitation on the rise and fall slopes. The rise and fall slopes can be adjusted by connecting a resistor to ground at pin 8, since the slope is proportional to the pin's output current. This slope control is implemented with external resistor values of 10 k $\Omega$ , to achieve a 15-V/ $\mu$ s slew rate, to 100 k $\Omega$ , to achieve a 2-V/ $\mu$ s slew rate.

The circuit of the SN65HVD230Q enters a low-current standby mode during which the driver is switched off and the receiver remains active if a high logic level is applied to  $R_S$  (pin 8). The DSP controller reverses this low-current standby mode when a dominant state (bus differential voltage > 900 mV typical) occurs on the bus.

The unique difference between the SN65HVD230Q and the SN65HVD231Q is that both the driver and the receiver are switched off in the SN65HVD231Q when a high logic level is applied to  $R_S$  (pin 8) and remain in this sleep mode until the circuit is reactivated by a low logic level on  $R_S$ .

The  $V_{ref}$  (pin 5 on the SN65HVD230Q and SN65HVD231Q) is available as a  $V_{CC}/2$  voltage reference.

The SN65HVD232Q is a basic CAN transceiver with no added options; pins 5 and 8 are NC, no connection.

### AVAILABLE OPTIONS†‡

FUNCTION NUMBER	LOW POWER MODE	INTEGRATED SLOPE CONTROL	Vref PIN
'230	370-μA standby mode	Yes	Yes
'231	10-μA sleep mode	Yes	Yes
'232	No standby or sleep mode	No	No

PART NUMBER	Q100	T <sub>A</sub>	MARKED AS:
SN65HVD230QD	No		HV230Q
SN65HVD231QD	No	–40°C to 125°C	HV231Q
SN65HVD232QD	No	120 0	HV232Q
SN65HVD230QDQ1	Yes		230Q1
SN65HVD231QDQ1	Yes	–40°C to 125°C	231Q1
SN65HVD232QDQ1	Yes	123 0	232Q1

<sup>&</sup>lt;sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

The D package is available taped and reeled. Add the suffix R to device type (e.g., SN65HVD230QDRQ1).



<sup>&</sup>lt;sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

### **Function Tables**

### DRIVER (SN65HVD230Q, SN65HVD231Q)

INDUT D		OUT	PUTS	DUO OTATE
INPUT D	R <sub>S</sub>	CANH	CANL	BUS STATE
Ĺ	V .40V	Н	L	Dominant
Н	$V_{(Rs)} < 1.2 V$	Z	Z	Recessive
Open	X	Z	Z	Recessive
X	$V_{(Rs)} > 0.75 V_{CC}$	Z	Z	Recessive

H = high level; L = low level; X = irrelevant; ? = indeterminate

### DRIVER (SN65HVD232Q)

(					
INDUT D	OUTPUTS		DUC CTATE		
INPUT D	CANH	CANL	BUS STATE		
L	Н	L	Dominant		
Н	Z	Z	Recessive		
Open	Z	Z	Recessive		

H = high level; L = low level

### RECEIVER (SN65HVD230Q)

DIFFERENTIAL INPUTS	R <sub>S</sub>	OUTPUT R
$V_{ID} \ge 0.9 \text{ V}$	Х	L
0.5 V < V <sub>ID</sub> < 0.9 V	Х	?
$V_{ID} \le 0.5 \text{ V}$	Х	Н
Open	Х	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate

### **RECEIVER (SN65HVD231Q)**

DIFFERENTIAL INPUTS	R <sub>S</sub>	OUTPUT R
$V_{ID} \ge 0.9 \text{ V}$		L
0.5 V < V <sub>ID</sub> < 0.9 V	V <sub>(Rs)</sub> < 1.2 V	?
$V_{ID} \le 0.5 \text{ V}$		Н
X	$V_{(Rs)} > 0.75 V_{CC}$	Н
X	$1.2 \text{ V} < \text{V}_{(Rs)} < 0.75 \text{ V}_{CC}$	?
Open	Х	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate

### RECEIVER (SN65HVD232Q)

DIFFERENTIAL INPUTS	OUTPUT R
$V_{ID} \ge 0.9 \text{ V}$	L
$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$	?
$V_{ID} \le 0.5 \text{ V}$	Н
Open	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate



### **Function Tables (Continued)**

### TRANSCEIVER MODES (SN65HVD230Q, SN65HVD231Q)

V <sub>(Rs)</sub>	OPERATING MODE	
$V_{(RS)} > 0.75 V_{CC}$	Standby	
10 k $\Omega$ to 100 k $\Omega$ to ground	Slope control	
V <sub>(RS)</sub> < 1 V	High speed (no slope control)	

### **Terminal Functions**


SN65HVD230Q, SN65HVD231Q			
TERMINAL		DESCRIPTION	
NAME	NO.	DESCRIPTION	
CANL	6	Low bus output	
CANH	7	High bus output	
D	1	Driver input	
GND	2	Ground	
R	4	Receiver output	
R <sub>S</sub>	8	Standby/slope control	
V <sub>CC</sub>	3	Supply voltage	
$V_{ref}$	5	Reference output	

SN65HVD232Q			
TERMINAL		DECORPTION	
NAME	NO.	DESCRIPTION	
CANL	6	Low bus output	
CANH	7	High bus output	
D	1	Driver input	
GND	2	Ground	
NC	5, 8	No connection	
R	4	Receiver output	
V <sub>CC</sub>	3	Supply voltage	




### equivalent input and output schematic diagrams


### **CANH and CANL Inputs**




**D** Input



**CANH and CANL Outputs** 



**R** Output



SGLS398A - APRIL 2002 - REVISED APRIL 2008

# absolute maximum ratings over operating free-air temperature (see Note 1) (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		
Voltage range at any bus terminal (CANH or CANL)		
Voltage input range, transient pulse, CANH and CANL, through	gn 100 \O (see Figure /)	–25 V to 25 V
Input voltage range, V <sub>I</sub> (D or R)		$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Electrostatic discharge: Human body model (see Note 2)	CANH, CANL and GND	15 kV
	All pins	2.5 kV
Charged-device model (see Note 3)	All pins	4 kV
Continuous total power dissipation	See	Dissipation Rating table
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 secon		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
  - 2. Tested in accordance with JEDEC Standard 22, Test Method A114-A.
  - 3. Tested in accordance with JEDEC Standard 22, Test Method C101.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW

<sup>&</sup>lt;sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

### recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		3		3.6	V
Voltage at any bus terminal (common mode) V <sub>IC</sub>		-2§		7	V
Voltage at any bus terminal (separately) V <sub>I</sub>		-2.5		7.5	V
High-level input voltage, V <sub>IH</sub>	D, R	2			V
Low-level input voltage, V <sub>IL</sub>	D, R			8.0	V
Differential input voltage, V <sub>ID</sub> (see Figure 5)	•	-6		6	V
V <sub>(RS)</sub>		0		$V_{CC}$	V
V <sub>(RS)</sub> for standby or sleep		0.75 V <sub>CC</sub>		$V_{CC}$	V
Rs wave-shaping resistance		0		100	kΩ
High level subset comment	Driver	-40			A
High-level output current, I <sub>OH</sub>	Receiver	-8			mA
	Driver			48	
Low-level output current, I <sub>OL</sub>	Receiver			8	mA
Operating free-air temperature, T <sub>A</sub>	•	-40		125	°C
		•			

<sup>§</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



### driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARA	METER		Т	MIN	TYP†	MAX	UNIT		
V		Daminant		$V_I = 0 V$ ,		CANH	2.45		$V_{CC}$	
V <sub>OH</sub>	Bus output	Dominant	ominant		1 and Figure 3	CANL	0.5		1.25	٧
.,	voltage	Doggoody		$V_1 = 3 V_1$	1 and Figure 3	CANH		2.3		V
V <sub>OL</sub>		Recessive		See Figure	1 and Figure 3	CANL		2.3		
.,		Daminant		$V_I = 0 V$ ,	See Figure 1		1.5	2	3	٧
$V_{OD(D)}$	Differential output	Dominant		$V_I = 0 V$ ,	See Figure 2		1.2	2	3	V
.,	voltage	Danasius		$V_{I} = 3 V$ ,	See Figure 1		-120	0	12	mV
$V_{OD(R)}$		Recessive		$V_{I} = 3 V$ ,	No load		-0.5	-0.2	0.05	V
I <sub>IH</sub>	High-level input cur	rent		V <sub>I</sub> = 2 V			-30			μΑ
$I_{\rm IL}$	Low-level input curi	rent		$V_{I} = 0.8 V$			-30			μΑ
	Object already actions			$V_{CANH} = -2 V$		-250		250	А	
los	Short-circuit output	current		V <sub>CANL</sub> = 7 V	/		-250		250	mA
Co	Output capacitance	)		See receive	r					
		Standby	SN65HVD230Q	,, ,,				370	600	4
l	Cupply ourrant	Sleep	SN65HVD231Q	$V_{(RS)} = V_{CC}$				0.1		μΑ
Icc	Supply current	All devices	Dominant	$V_I = 0 V$ ,	No load	Dominant		10	17	mA
		All devices	Recessive	$V_I = V_{CC}$ ,	No load	Recessive		10	17	IIIA

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

# driver switching characteristics at $T_A = 25^{\circ}C$ (unless otherwise noted) SN65HVD230Q and SN65HVD231Q

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
		V <sub>(RS)</sub> = 0 V			35	85	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	$R_S$ with 10 $k\Omega$ to ground			70	125	ns
		$R_S$ with 100 $k\Omega$ to ground			500	870	
		V <sub>(RS)</sub> = 0 V			70	120	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	$R_S$ with 10 $k\Omega$ to ground			130	180	ns
		$R_S$ with 100 $k\Omega$ to ground			870	1200	
		$V_{(RS)} = 0 V$			35		
t <sub>sk(p)</sub>	Pulse skew ( $ t_{P(HL)} - t_{P(LH)} $ )	$R_S$ with 10 $k\Omega$ to ground	C <sub>L</sub> = 50 pF, See Figure 4		60		ns
,		$R_S$ with 100 $k\Omega$ to ground	oce rigure 4		370		
t <sub>r</sub>	Differential output signal rise time	V 0V		25	50	100	ns
t <sub>f</sub>	Differential output signal fall time	$V_{(RS)} = 0 V$		40	55	80	ns
t <sub>r</sub>	Differential output signal rise time	<b>D</b> W 40101		80	120	160	ns
t <sub>f</sub>	Differential output signal fall time	$R_S$ with 10 k $\Omega$ to ground		80	125	150	ns
t <sub>r</sub>	Differential output signal rise time	D 111 400 LO.		600	800	1200	ns
t <sub>f</sub>	Differential output signal fall time	$R_S$ with 100 kΩ to ground		600	825	1000	ns

SGLS398A - APRIL 2002 - REVISED APRIL 2008

### driver switching characteristics at $T_A = 25^{\circ}C$ (unless otherwise noted)

### SN65HVD232Q

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			35	85	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output			70	120	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>P(HL)</sub> - t <sub>P(LH)</sub>  )	C <sub>L</sub> = 50 pF, See Figure 4		35		ns
t <sub>r</sub>	Differential output signal rise time		25	50	100	ns
t <sub>f</sub>	Differential output signal fall time		40	55	80	ns

# receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP†	MAX	UNIT
$V_{IT+}$	Positive-going input threshold voltage	0 711 4			750	900	mV
$V_{IT-}$	Negative-going input threshold voltage	See Table 1		500	650		
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+ -</sub> V <sub>IT-</sub> )				100		mV
V <sub>OH</sub>	High-level output voltage	$-6 \text{ V} \le \text{V}_{\text{ID}} \le 500 \text{ mV}, I_{\text{O}} = -8 \text{ mA},$	See Figure 5	2.4			V
$V_{OL}$	Low-level output voltage	900 mV $\leq$ V <sub>ID</sub> $\leq$ 6 V, I <sub>O</sub> = 8 mA, Se	e Figure 5			0.4	
		V <sub>IH</sub> = 7 V		100		250	
١.		$V_{IH} = 7 \text{ V},  V_{CC} = 0 \text{ V}$	Other input at 0 V,	100		350	μΑ
I <sub>I</sub>	Bus input current	V <sub>IH</sub> = -2 V	D = 3 V	-200		-30	
		$V_{IH} = -2 V$ , $V_{CC} = 0 V$		-100		-20	μΑ
Ci	CANH, CANL input capacitance	Pin-to-ground, $V_I = 0.4 \sin(4E6\pi t) + 0.5 V$	$V_{(D)} = 3 V,$		32		pF
C <sub>diff</sub>	Differential input capacitance	Pin-to-pin, $V_1 = 0.4 \sin(4E6\pi t) + 0.5 V$	$V_{(D)} = 3 V,$		16		pF
R <sub>diff</sub>	Differential input resistance	Pin-to-pin, $V_{(D)} = 3 \text{ V}$		40	70	100	kΩ
R <sub>T</sub>	CANH, CANL input resistance			20	35	50	kΩ
$I_{CC}$	Supply current	See driver					

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

### receiver switching characteristics at $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			35	50	ns	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		See Figure 6		35	50	ns
t <sub>sk(p)</sub>	Pulse skew $( t_{P(HL)} - t_{P(LH)} )$				10	ns	
t <sub>r</sub>	Output signal rise time		0		1.5		ns
t <sub>f</sub>	Output signal fall time		See Figure 6		1.5		ns
t <sub>(loop</sub> )	Total loop delay, driver input to receiver output	V <sub>(RS)</sub> = 0 V			70	135	
t <sub>(loop)</sub>	Total loop delay, driver input to receiver output	$R_S$ with 10 $k\Omega$ to ground	]		105	175	ns
t <sub>(loop)</sub>	Total loop delay, driver input to receiver output	$R_S$ with 100 $k\Omega$ to ground			535	920	



# device control-pin characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
$t_{\text{(WAKE)}}$ SN65HVD230Q wake-up time from standby mode with R <sub>S</sub>		See Figure 8		0.55	1.5	μS
(**/ ((*)	SN65HVD231Q wake-up time from sleep mode with R <sub>S</sub>	Ů			3	μS
V	Deference entrutualtene	$-5 \mu\text{A} < I_{(Vref)} < 5 \mu\text{A}$	0.45 V <sub>CC</sub>		0.55 V <sub>CC</sub>	٧
$V_{ref}$	Reference output voltage	$-50 \mu\text{A} < I_{(Vref)} < 50 \mu\text{A}$	0.4 V <sub>CC</sub>		0.6 V <sub>CC</sub>	V
I <sub>(RS)</sub>	Input current for high-speed	V <sub>(RS)</sub> < 1 V	-450		0	μΑ

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3 V supply.

### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage and Current Definitions






Figure 2. Driver V<sub>OD</sub>



**Figure 3. Driver Output Voltage Definitions** 



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 kHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .

B.  $C_L$  includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  500 kHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  7 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_$ 

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms





Figure 7. Overvoltage Protection



### PARAMETER MEASUREMENT INFORMATION

Table 1. Receiver Characteristics Over Common Mode With V(RS) at 1.2 V

V <sub>IC</sub>	V <sub>ID</sub>	V <sub>CANH</sub>	V <sub>CANL</sub>	R OU	TPUT
–2 V	900 mV	−1.55 V	−2.45 V	L	
7 V	900 mV	8.45 V	6.55 V	L	] ,,
1 V	6 V	4 V	–2 V	L	V <sub>OL</sub>
4 V	6 V	7 V	1 V	L	
–2 V	500 mV	−1.75 V	–2.25 V	Н	
7 V	500 mV	7.25 V	6.75 V	Н	
1 V	-6 V	–2 V	4 V	Н	V <sub>OH</sub>
4 V	-6 V	1 V	7 V	Н	1
Х	Х	Open	Open	Н	1










Figure 8.  $t_{(WAKE)}$  Test Circuit and Voltage Waveforms














# **DRIVER HIGH-LEVEL OUTPUT CURRENT** HIGH-LEVEL OUTPUT VOLTAGE 120 I OH - Driver High-Level Output Current - mA 100 80 60 40 20 0 0 2 0.5 1.5 2.5 3 3.5 $V_{O(CANH)}$ – High-Level Output Voltage – V Figure 13



### RECEIVER LOW-TO-HIGH PROPAGATION DELAY TIME




### **RECEIVER HIGH-TO-LOW PROPAGATION DELAY TIME**






# DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME




### DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME




### Figure 18

# DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME



### DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME



### DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME




Figure 21

### DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME




Figure 22

# DRIVER OUTPUT CURRENT vs




Figure 23

DIFFERENTIAL DRIVER OUTPUT FALL TIME vs Source Resistance (R<sub>S</sub>)




Figure 24



# REFERENCE VOLTAGE VS REFERENCE CURRENT 3 2.5 V<sub>CC</sub> = 3.6 V V<sub>CC</sub> = 3 V 1.5 V<sub>CC</sub> = 3 V I<sub>ref</sub> - Reference Current - µA

### **APPLICATION INFORMATION**

Figure 25

This application provides information concerning the implementation of the physical medium attachment layer in a CAN network according to the ISO 11898 standard. It presents a typical application circuit and test results, as well as discussions on slope control, total loop delay, and interoperability in 5-V systems.

### introduction

ISO 11898 is the international standard for high-speed serial communication using the controller area network (CAN) bus protocol. It supports multimaster operation, real-time control, programmable data rates up to 1 Mbps, and powerful redundant error checking procedures that provide reliable data transmission. It is suited for networking *intelligent* devices as well as sensors and actuators within the rugged electrical environment of a machine chassis or factory floor. The SN65HVD230Q family of 3.3-V CAN transceivers implement the lowest layers of the ISO/OSI reference model. This is the interface with the physical signaling output of the CAN controller of the Texas Instruments TMS320Lx240x 3.3-V DSPs, as illustrated in Figure 26.






Figure 26. The Layered ISO 11898 Standard Architecture

The SN65HVD230Q family of CAN transceivers are compatible with the ISO 11898 standard; this ensures interoperability with other standard-compliant products.

### application of the SN65HVD230Q

Figure 27 illustrates a typical application of the SN65HVD230Q family. The output of a DSP's CAN controller is connected to the serial driver input, pin D, and receiver serial output, pin R, of the transceiver. The transceiver is then attached to the differential bus lines at pins CANH and CANL. Typically, the bus is a twisted pair of wires with a characteristic impedance of 120  $\Omega$ , in the standard half-duplex multipoint topology of Figure 28. Each end of the bus is terminated with 120- $\Omega$  resistors in compliance with the standard to minimize signal reflections on the bus.






Figure 27. Details of a Typical CAN Node




Figure 28. Typical CAN Network

The SN65HVD230Q/231Q/232Q 3.3-V CAN transceivers provide the interface between the 3.3-V TMS320Lx2403/6/7 CAN DSPs and the differential bus line, and are designed to transmit data at signaling rates up to 1 Mbps as defined by the ISO 11898 standard.

### features of the SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q

The SN65HVD230Q/231Q/232Q are pin-compatible (but not functionally identical) with one another and, depending upon the application, may be used with identical circuit boards.

These transceivers feature 3.3-V operation and standard compatibility with signaling rates up to 1 Mbps, and also offer 16-kV HBM ESD protection on the bus pins, thermal shutdown protection, bus fault protection, and open-circuit receiver failsafe. The failsafe design of the receiver assures a logic high at the receiver output if the bus wires become open circuited. If a high ambient operating environment temperature or excessive output current result in thermal shutdown, the bus pins become high impedance, while the D and R pins default to a logic high.



### features of the SN65HVD230Q, SN65HVD231Q, and SN65HVD232Q (continued)

The bus pins are also maintained in a high-impedance state during low  $V_{CC}$  conditions to ensure glitch-free power-up and power-down bus protection for hot-plugging applications. This high-impedance condition also means that an unpowered node will not disturb the bus. Transceivers without this feature usually have a very low output impedance. This results in a high current demand when the transceiver is unpowered, a condition that could affect the entire bus.

### operating modes

R<sub>S</sub> (pin 8) of the SN65HVD230Q and SN65HVD231Q provides for three different modes of operation: high-speed mode, slope-control mode, and low-power standby mode.

### high-speed mode

The high-speed mode can be selected by applying a logic low to Rs (pin 8). The high-speed mode of operation is commonly employed in industrial applications. High-speed allows the output to switch as fast as possible with no internal limitation on the output rise and fall slopes. The only limitations of the high-speed operation are cable length and radiated emission concerns, each of which is addressed by the slope control mode of operation.

If the low-power standby mode is to be employed in the circuit, direct connection to a DSP output pin can be used to switch between a logic-low level (< 1 V) for high speed mode operation, and the logic-high level ( $> 0.75 \text{ V}_{CC}$ ) for standby mode operation. Figure 29 shows a typical DSP connection, and Figure 30 shows the SN65HVD230Q driver output signal in high-speed mode on the CAN bus.




Figure 29. R<sub>S</sub> (Pin 8) Connection to a TMS320LF2406/07 for High-Speed or Standby Mode Operation



### high-speed mode (continued)




Figure 30. Typical SN65HVD230Q High-Speed Mode Output Waveform Into a 60- $\Omega$  Load

### slope-control mode

Electromagnetic compatibility is essential in many applications using unshielded bus cable to reduce system cost. To reduce the electromagnetic interference generated by fast rise times and resulting harmonics, the rise and fall slopes of the SN65HVD230Q and SN65HVD231Q driver outputs can be adjusted by connecting a resistor from R<sub>S</sub> (pin 8) to ground or to a logic low voltage, as shown in Figure 31. The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k $\Omega$  to achieve a  $\approx$  15 V/ $\mu$ s slew rate, and up to 100 k $\Omega$  to achieve a  $\approx$  2.0 V/ $\mu$ s slew rate as displayed in Figure 32. Typical driver output waveforms from a pulse input signal with and without slope control are displayed in Figure 33. A pulse input is used rather than NRZ data to clearly display the actual slew rate.




Figure 31. Slope-Control or Standby Mode Connection to a DSP






Figure 32. SN65HVD230Q Driver Output Signal Slope vs Slope Control Resistance Value




Figure 33. Typical SN65HVD230Q 250-kbps Output Pulse Waveforms With Slope Control



SGLS398A - APRIL 2002 - REVISED APRIL 2008

### **APPLICATION INFORMATION**

### standby mode (listen only mode) of the SN65HVD230Q

If a logic high (>  $0.75 \ V_{CC}$ ) is applied to  $R_S$  (pin 8) in Figures 29 and 31, the circuit of the SN65HVD230Q enters a low-current, *listen only* standby mode during which the driver is switched off and the receiver remains active. In this *listen only* state, the transceiver is completely passive to the bus. It makes no difference if a slope control resistor is in place as shown in Figure 31. The DSP can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage > 900 mV typical) occurs on the bus. The DSP, sensing bus activity, reactivates the driver circuit by placing a logic low (<  $1.2 \ V$ ) on  $R_S$  (pin 8).

### the babbling idiot protection of the SN65HVD231Q

Occasionally, a runaway CAN controller unintentionally sends messages that completely tie up the bus (what is referred to in CAN jargon as a babbling idiot). When this occurs, the DSP can engage the *listen-only* standby mode to disengage the driver and release the bus, even when access to the CAN controller has been lost. When the driver circuit is deactivated, its outputs default to a high-impedance state.

### sleep mode of the SN65HVD231Q

The unique difference between the SN65HVD230Q and the SN65HVD231Q is that both driver and receiver are switched off in the SN65HVD231Q when a logic high is applied to  $R_S$  (pin 8). The device remains in a very low power-sleep mode until the circuit is reactivated with a logic low applied to  $R_S$  (pin 8). While in this sleep mode, the bus pins are in a high-impedance state, while the D and R pins default to a logic high.

### loop propagation delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input to the differential outputs, plus the delay from the receiver inputs to its output.

The loop delay of the transceiver displayed in Figure 34 increases accordingly when slope control is being used. This increased loop delay means that the total bus length must be reduced to meet the CAN bit-timing requirements of the overall system. The loop delay becomes \$\$\approx\$100 ns when employing slope control with a \$\$10-k\Omega\$ resistor, and \$\$\approx\$500 ns with a \$\$100-k\Omega\$ resistor. Therefore, considering that the rule-of-thumb propagation delay of typical bus cable is 5 ns/m, slope control with the \$\$100-k\Omega\$ resistor decreases the allowable bus length by the difference between the 500-ns max loop delay and the loop delay with no slope control, 70.7 ns. This equates to (500-70.7 ns)/5 ns, or approximately 86 m less bus length. This slew-rate/bus length trade-off to reduce electromagnetic interference to adjoining circuits from the bus can also be solved with a high-quality shielded bus cable.






Figure 34. 70.7-ns Loop Delay Through the SN65HVD230Q With  $R_S = 0$ 



### SGLS398A - APRIL 2002 - REVISED APRIL 2008

### **APPLICATION INFORMATION**

### interoperability with 5-V CAN systems

It is essential that the 3.3-V SN65HVD230Q family performs seamlessly with 5-V transceivers because of the large number of 5-V devices installed. Figure 35 displays a test bus of a 3.3-V node with the SN65HVD230Q, and three 5-V nodes: one for each of Tl's SN65LBC031 and UC5350 transceivers, and one using a competitor X250 transceiver.




Figure 35. 3.3-V/5-V CAN Transceiver Test Bed






Figure 36. SN65HVD230Q's Input, CAN Bus, and X250's RXD Output Waveforms

Figure 36 displays the SN65HVD230Q's input signal, the CAN bus, and the competitor X250's receiver output waveforms. The input waveform from the Tektronix HFS-9003 Pattern Generator in Figure 35 to the SN65HVD230Q is a 250-kbps pulse for this test. The circuit is monitored with Tektronix P6243, 1-GHz single-ended probes in order to display the CAN dominant and recessive bus states.

Figure 36 displays the 250-kbps pulse input waveform to the SN65HVD230Q on channel 1. Channels 2 and 3 display CANH and CANL respectively, with their recessive bus states overlaying each other to clearly display the dominant and recessive CAN bus states. Channel 4 is the receiver output waveform of the competitor X250.



23-Feb-2024

www.ti.com

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD230QDG4Q1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	230Q1	Samples
SN65HVD230QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV230Q	Samples
SN65HVD230QDRG4Q1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	230Q1	Samples
SN65HVD231QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV231Q	Samples
SN65HVD231QDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV231Q	Samples
SN65HVD231QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV231Q	Samples
SN65HVD231QDRG4Q1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	231Q1	Samples
SN65HVD231QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	231Q1	Samples
SN65HVD232QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV232Q	Samples
SN65HVD232QDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV232Q	Samples
SN65HVD232QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV232Q	Samples
SN65HVD232QDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HV232Q	Samples
SN65HVD232QDRG4Q1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	232Q1	Samples
SN65HVD232QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	232Q1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

### PACKAGE OPTION ADDENDUM



www.ti.com 23-Feb-2024

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65HVD230Q, SN65HVD230Q-Q1, SN65HVD231Q, SN65HVD231Q-Q1, SN65HVD232Q, SN65HVD232Q-Q1:

- Catalog: SN65HVD230Q, SN65HVD231Q, SN65HVD232Q
- Automotive: SN65HVD230Q-Q1, SN65HVD231Q-Q1, SN65HVD232Q-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 24-Feb-2024

### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD230QDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD231QDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD232QDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 24-Feb-2024



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD230QDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD231QDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65HVD232QDR	SOIC	D	8	2500	340.5	338.1	20.6



www.ti.com 24-Feb-2024

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD230QDG4Q1	D	SOIC	8	75	507	8	3940	4.32
SN65HVD231QD	D	SOIC	8	75	507	8	3940	4.32
SN65HVD231QDG4	D	SOIC	8	75	507	8	3940	4.32
SN65HVD232QD	D	SOIC	8	75	507	8	3940	4.32
SN65HVD232QDG4	D	SOIC	8	75	507	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)