

#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- Operates From 1.65 V to 3.6 V
- Max t<sub>pd</sub> of 3 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### **DESCRIPTION/ORDERING INFORMATION**


This 16-bit buffer/driver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable  $(\overline{OE})$  inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

# DGG, DGV, OR DL PACKAGE (TOP VIEW)



#### ORDERING INFORMATION

| T <sub>A</sub> | PACK                  | AGE <sup>(1)</sup> | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------------------|--------------------|-----------------------|------------------|
|                | FBGA – GRD            | Tono and roal      | SN74ALVCH16244GRDR    | VH244            |
|                | FBGA – ZRD (Pb-free)  | Tape and reel      | SN74ALVCH16244ZRDR    | V П 2 4 4        |
|                | SSOP – DL             | Tube               | SN74ALVCH16244DL      | ALVCH16244       |
|                | 330P - DL             | Tape and reel      | SN74ALVCH16244DLR     | ALVON10244       |
| -40°C to 85°C  | TSSOP - DGG           | Tape and reel      | SN74ALVCH16244DGGR    | ALVCH16244       |
| -40°C 10 85°C  |                       |                    | 74ALVCH16244DGGRE4    | ALVON10244       |
|                | TVSOP – DGV           | Tono and roal      | SN74ALVCH16244DGVR    | VH244            |
|                | TVSOP - DGV           | Tape and reel      | 74ALVCH16244DGVRE4    | V П 2 4 4        |
|                | VFBGA – GQL           | Topo and roal      | SN74ALVCH16244KR      | VH244            |
|                | VFBGA – ZQL (Pb-free) | Tape and reel      | 74ALVCH16244ZQLR      | V П 244          |

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.



#### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

# GQL OR ZQL PACKAGE (TOP VIEW)



# TERMINAL ASSIGNMENTS<sup>(1)</sup> (56-Ball GQL/ZQL Package)

|   | 1               | 2   | 3               | 4               | 5        | 6               |
|---|-----------------|-----|-----------------|-----------------|----------|-----------------|
| Α | 1 <del>OE</del> | NC  | NC NC           |                 | NC NC NC |                 |
| В | 1Y2             | 1Y1 | GND             | GND             | 1A1      | 1A2             |
| С | 1Y4             | 1Y3 | V <sub>CC</sub> | V <sub>CC</sub> | 1A3      | 1A4             |
| D | 2Y2             | 2Y1 | GND GND         |                 | 2A1      | 2A2             |
| E | 2Y4             | 2Y3 |                 |                 | 2A3      | 2A4             |
| F | 3Y1             | 3Y2 |                 |                 | 3A2      | 3A1             |
| G | 3Y3             | 3Y4 | GND             | GND             | 3A4      | 3A3             |
| Н | 4Y1             | 4Y2 | V <sub>CC</sub> | V <sub>CC</sub> | 4A2      | 4A1             |
| J | 4Y3             | 4Y4 | GND             | GND             | 4A4      | 4A3             |
| K | 4 <del>OE</del> | NC  | NC              | NC              | NC       | 3 <del>OE</del> |

(1) NC - No internal connection

# GRD OR ZRD PACKAGE (TOP VIEW)

|   |           | 1          | 2          | 3          | 4          | 5          | 6          |   |
|---|-----------|------------|------------|------------|------------|------------|------------|---|
| Α | $\bigcap$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |   |
| В |           | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ()         |   |
| С |           | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ()         |   |
| D |           | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |   |
| E |           | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |   |
| F |           | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |   |
| G |           | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |   |
| н |           | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ()         |   |
| J |           | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |   |
|   | \         |            |            |            |            |            |            | 1 |

#### TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

|   | 1   | 2   | 3               | 4               | 5   | 6   |
|---|-----|-----|-----------------|-----------------|-----|-----|
| Α | 1Y1 | NC  | 1 <del>OE</del> | 2 <del>OE</del> | NC  | 1A1 |
| В | 1Y3 | 1Y2 | NC              | NC              | 1A2 | 1A3 |
| С | 2Y1 | 1Y4 | V <sub>CC</sub> | V <sub>CC</sub> | 1A4 | 2A1 |
| D | 2Y3 | 2Y2 | GND             | GND             | 2A2 | 2A3 |
| E | 3Y1 | 2Y4 | GND             | GND             | 2A4 | 3A1 |
| F | 3Y3 | 3Y2 | GND             | GND             | 3A2 | 3A3 |
| G | 4Y1 | 3Y4 | V <sub>CC</sub> | V <sub>CC</sub> | 3A4 | 4A1 |
| Н | 4Y3 | 4Y2 | NC              | NC              | 4A2 | 4A3 |
| J | 4Y4 | NC  | 4 <del>OE</del> | 3 <del>OE</del> | NC  | 4A4 |

(1) NC - No internal connection


# FUNCTION TABLE (EACH 4-BIT BUFFER)

| INPU | JTS | OUTPUT |
|------|-----|--------|
| ŌĒ   | Α   | Y      |
| L    | Н   | Н      |
| L    | L   | L      |
| Н    | Х   | Z      |

**SN74ALVCH16244** 



## **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for the DGG, DGV, and DL packages.

## SN74ALVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES014K-JULY 1995-REVISED OCTOBER 2005



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                  |  |                    |  | MIN  | MAX                   | UNIT |
|------------------|--|--------------------|--|------|-----------------------|------|
| $V_{CC}$         | Supply voltage range                               |                    |  | -0.5 | 4.6                   | V    |
| VI               | Input voltage range (2)                            |                    |  | -0.5 | 4.6                   | V    |
| Vo               | Output voltage range <sup>(2)(3)</sup>             |                    |  | -0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | Input clamp current                                | V <sub>I</sub> < 0 |  |      | -50                   | mA   |
| I <sub>OK</sub>  | Output clamp current                               | V <sub>O</sub> < 0 |  |      | -50                   | mA   |
| Io               | Continuous output current                          |                    |  |      | ±50                   | mA   |
|                  | Continuous current through each V <sub>CC</sub> or | GND                |  |      | ±100                  | mA   |
|                  |  | DGG package        |  |      | 70                    |      |
|                  |  | DGV package        |  |      | 58                    |      |
| $\theta_{JA}$    | Package thermal impedance (4)                      | DL package         |  |      | 63                    | °C/W |
|                  |  | GQL/ZQL package    |  |      | 42                    |      |
|                  |  | GRD/ZRD package    |  |      | 36                    |      |
| T <sub>stg</sub> | Storage temperature range                          |                    |  | -65  | 150                   | °C   |

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# Recommended Operating Conditions<sup>(1)</sup>

|                 |                                    |  | MIN                  | MAX                  | UNIT |  |
|-----------------|------------------------------------|--|----------------------|----------------------|------|--|
| $V_{CC}$        | Supply voltage                     |  | 1.65                 | 3.6                  | V    |  |
|                 |                                    | V <sub>CC</sub> = 1.65 V to 1.95 V         | $0.65 \times V_{CC}$ |                      |      |  |
| $V_{IH}$        | High-level input voltage           | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7                  |                      | V    |  |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V           | 2                    |                      |      |  |
|                 |                                    | V <sub>CC</sub> = 1.65 V to 1.95 V         |                      | $0.35 \times V_{CC}$ |      |  |
| $V_{IL}$        | Low-level input voltage            | V <sub>CC</sub> = 2.3 V to 2.7 V           |                      | 0.7                  | V    |  |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V           |                      | 0.8                  |      |  |
| VI              | Input voltage                      |  | 0                    | $V_{CC}$             | V    |  |
| Vo              | Output voltage                     |  | 0                    | $V_{CC}$             | V    |  |
|                 |                                    | V <sub>CC</sub> = 1.65 V                   |                      | -4                   |      |  |
|                 |                                    | V <sub>CC</sub> = 2.3 V                    |                      | -12                  | mA   |  |
| I <sub>OH</sub> | High-level output current          | V <sub>CC</sub> = 2.7 V                    |                      | -12                  |      |  |
|                 |                                    | V <sub>CC</sub> = 3 V                      |                      | -24                  |      |  |
|                 |                                    | V <sub>CC</sub> = 1.65 V                   |                      | 4                    |      |  |
|                 | Landard autout amount              | V <sub>CC</sub> = 2.3 V                    |                      | 12                   | Δ    |  |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 2.7 V                    |                      | 12                   | mA   |  |
|                 |                                    | V <sub>CC</sub> = 3 V                      |                      | 24                   |      |  |
| Δt/Δν           | Input transition rise or fall rate | ,  |                      | 10                   | ns/V |  |
| T <sub>A</sub>  | Operating free-air temperature     |  | -40                  | 85                   | °C   |  |

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 4.6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



## **SN74ALVCH16244 16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

| P                    | PARAMETER      | TEST CONDITIONS   | V <sub>cc</sub> | MIN                   | TYP <sup>(1)</sup> | MAX  | UNIT |  |  |
|----------------------|----------------|---|-----------------|-----------------------|--------------------|------|------|--|--|
|                      |                | $I_{OH} = -100 \mu\text{A}$   | 1.65 V to 3.6 V | V <sub>CC</sub> - 0.2 | ·                  |      |      |  |  |
|                      |                | $I_{OH} = -4 \text{ mA}$  | 1.65 V          | 1.2                   | <del></del> ,      |      |      |  |  |
|                      |                | $I_{OH} = -6 \text{ mA}$  | 2.3 V           | 2                     | <del></del> ,      |      |      |  |  |
| $V_{OH}$             |                |   | 2.3 V           | 1.7                   |                    |      | V    |  |  |
|                      |                | $I_{OH} = -12 \text{ mA}$   | 2.7 V           | 2.2                   |                    |      |      |  |  |
|                      |                |   | 3 V             | 2.4                   |                    |      |      |  |  |
|                      |                | $I_{OH} = -24 \text{ mA}$   | 3 V             | 2                     | ·                  |      |      |  |  |
|                      |                | I <sub>OL</sub> = 100 μA  | 1.65 V to 3.6 V |                       | ·                  | 0.2  |      |  |  |
|                      |                | I <sub>OL</sub> = 4 mA  | 1.65 V          |                       | ·                  | 0.45 |      |  |  |
| .,                   |                | I <sub>OL</sub> = 6 mA  | 2.3 V           |                       | ·                  | 0.4  | V    |  |  |
| $V_{OL}$             |                |   | 2.3 V           |                       | ·                  | 0.7  | V    |  |  |
|                      |                | I <sub>OL</sub> = 12 mA   | 2.7 V           |                       |                    | 0.4  |      |  |  |
|                      |                | I <sub>OL</sub> = 24 mA   | 3 V             |                       | •                  | 0.55 |      |  |  |
| II                   |                | V <sub>I</sub> = V <sub>CC</sub> or GND                                 | 3.6 V           |                       |                    | ±5   | μΑ   |  |  |
|                      |                | V <sub>I</sub> = 0.58 V   | 1.65 V          | 25                    | ·                  |      |      |  |  |
|                      |                | V <sub>I</sub> = 1.07 V   | 1.65 V          | -25                   | ·                  |      |      |  |  |
|                      |                | V <sub>I</sub> = 0.7 V  | 2.3 V           | 45                    | ·                  |      |      |  |  |
| I <sub>I(hold)</sub> |                | V <sub>I</sub> = 1.7 V  | 2.3 V           | -45                   | ·                  |      | μΑ   |  |  |
|                      |                | V <sub>I</sub> = 0.8 V  | 3 V             | 75                    | ·                  |      |      |  |  |
|                      |                | V <sub>I</sub> = 2 V  | 3 V             | -75                   | ·                  |      |      |  |  |
|                      |                | $V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$                               | 3.6 V           |                       | ·                  | ±500 |      |  |  |
| loz                  |                | $V_O = V_{CC}$ or GND   | 3.6 V           |                       |                    | ±10  | μΑ   |  |  |
| I <sub>CC</sub>      |                | $V_I = V_{CC}$ or GND, $I_O = 0$  | 3.6 V           |                       | ·                  | 40   | μΑ   |  |  |
| $\Delta I_{CC}$      |                | One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND | 3 V to 3.6 V    |                       | ·                  | 750  | μΑ   |  |  |
|                      | Control inputs | V V T CND   | 221/            |                       | 3                  |      |      |  |  |
| C <sub>i</sub>       | Data inputs    | $V_{I} = V_{CC}$ or GND   | 3.3 V           | 6                     |                    |      | pF   |  |  |
| C <sub>o</sub>       | Outputs        | $V_O = V_{CC}$ or GND   | 3.3 V           |                       | 7                  |      | pF   |  |  |

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2<br>± 0.2 | 2.5 V<br>2 V | V <sub>CC</sub> = | 2.7 V | V <sub>CC</sub> = 1<br>± 0.3 | 3.3 V<br>3 V | UNIT |
|------------------|-----------------|----------------|-------------------------|------------------------------|--------------|-------------------|-------|------------------------------|--------------|------|
|                  | (INPUT)         | (001701)       | TYP                     | MIN                          | MAX          | MIN               | MAX   | MIN                          | MAX          |      |
| t <sub>pd</sub>  | Α               | Υ              | (1)                     | 1                            | 3.7          |                   | 3.6   | 1                            | 3            | ns   |
| t <sub>en</sub>  | ŌĒ              | Υ              | (1)                     | 1                            | 5.7          |                   | 5.4   | 1                            | 4.4          | ns   |
| t <sub>dis</sub> | ŌĒ              | Y              | (1)                     | 1                            | 5.2          |                   | 4.6   | 1                            | 4.1          | ns   |

(1) This information was not available at the time of publication.

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

# SN74ALVCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES014K-JULY 1995-REVISED OCTOBER 2005



## **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

| PARAMETER       |                   | TEST CONDITIONS       | V <sub>CC</sub> = 1.8 V<br>TYP             | V <sub>CC</sub> = 2.5 V<br>TYP | V <sub>CC</sub> = 3.3 V<br>TYP | UNIT |    |
|-----------------|-------------------|-----------------------|--|--------------------------------|--------------------------------|------|----|
| <u></u>         | Power dissipation | ation Outputs enabled |  | (1)                            | 16                             | 19   | pF |
| C <sub>pd</sub> | capacitance       | Outputs disabled      | $C_L = 50 \text{ pF},  f = 10 \text{ MHz}$ | (1)                            | 4                              | 5    | рг |

(1) This information was not available at the time of publication.




#### PARAMETER MEASUREMENT INFORMATION



| TEST                               | S1                |
|------------------------------------|-------------------|
| t <sub>pd</sub>                    | Open              |
| t <sub>PLZ</sub> /t <sub>PZL</sub> | V <sub>LOAD</sub> |
| t <sub>PHZ</sub> /t <sub>PZH</sub> | GND               |

**LOAD CIRCUIT** 

| v                 | INPUT           |                                | · ·                | v                 | _     | ь              | , , , , , , , , , , , , , , , , , , , |
|-------------------|-----------------|--------------------------------|--------------------|-------------------|-------|----------------|---------------------------------------|
| V <sub>CC</sub>   | V <sub>I</sub>  | t <sub>r</sub> /t <sub>f</sub> | V <sub>M</sub>     | V <sub>LOAD</sub> | CL    | R <sub>L</sub> | $V_{\Delta}$                          |
| 1.8 V             | V <sub>CC</sub> | ≤2 ns                          | V <sub>CC</sub> /2 | 2×V <sub>CC</sub> | 30 pF | <b>1 k</b> Ω   | 0.15 V                                |
| 2.5 V $\pm$ 0.2 V | V <sub>CC</sub> | ≤2 ns                          | V <sub>CC</sub> /2 | 2×V <sub>CC</sub> | 30 pF | 500 Ω          | 0.15 V                                |
| 2.7 V             | 2.7 V           | ≤2.5 ns                        | 1.5 V              | 6 V               | 50 pF | 500 Ω          | 0.3 V                                 |
| 3.3 V $\pm$ 0.3 V | 2.7 V           | ≤2.5 ns                        | 1.5 V              | 6 V               | 50 pF | 500 Ω          | 0.3 V                                 |



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50~\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

| Orderable Device   | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|--------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| 74ALVCH16244DLG4   | ACTIVE     | SSOP         | DL                 | 48   | 25             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | ALVCH16244              | Samples |
| SN74ALVCH16244DGGR | ACTIVE     | TSSOP        | DGG                | 48   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | ALVCH16244              | Samples |
| SN74ALVCH16244DGVR | ACTIVE     | TVSOP        | DGV                | 48   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | VH244                   | Samples |
| SN74ALVCH16244DL   | ACTIVE     | SSOP         | DL                 | 48   | 25             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | ALVCH16244              | Samples |
| SN74ALVCH16244DLR  | ACTIVE     | SSOP         | DL                 | 48   | 1000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | ALVCH16244              | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO PI BO Cavity AO

| A0 | Dimension designed to accommodate the component width     |
|----|---|
| В0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device             | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74ALVCH16244DGGR | TSSOP           | DGG                | 48 | 2000 | 330.0                    | 24.4                     | 8.6        | 13.0       | 1.8        | 12.0       | 24.0      | Q1               |
| SN74ALVCH16244DGVR | TVSOP           | DGV                | 48 | 2000 | 330.0                    | 16.4                     | 7.1        | 10.2       | 1.6        | 12.0       | 16.0      | Q1               |
| SN74ALVCH16244DLR  | SSOP            | DL                 | 48 | 1000 | 330.0                    | 32.4                     | 11.35      | 16.2       | 3.1        | 16.0       | 32.0      | Q1               |

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins SPQ |      | Length (mm) | Width (mm) | Height (mm) |  |
|--------------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| SN74ALVCH16244DGGR | TSSOP        | DGG             | 48       | 2000 | 367.0       | 367.0      | 45.0        |  |
| SN74ALVCH16244DGVR | TVSOP        | DGV             | 48       | 2000 | 356.0       | 356.0      | 35.0        |  |
| SN74ALVCH16244DLR  | SSOP         | DL              | 48       | 1000 | 367.0       | 367.0      | 55.0        |  |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



#### \*All dimensions are nominal

| Device           | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 74ALVCH16244DLG4 | DL           | SSOP         | 48   | 25  | 473.7  | 14.24  | 5110   | 7.87   |
| SN74ALVCH16244DL | DL           | SSOP         | 48   | 25  | 473.7  | 14.24  | 5110   | 7.87   |

#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

# DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)