

Technical documentation



Support & training



**TPS22976** 

SLVSDE7C - NOVEMBER 2016 - REVISED SEPTEMBER 2020

# TPS22976 5.7-V, 6-A, 14-mΩ On-Resistance Dual-Channel Load Switch

## 1 Features

- Integrated dual-channel load switch
- Input voltage range: 0.6 V to V<sub>BIAS</sub>
- V<sub>BIAS</sub> voltage range: 2.5 V to 5.7 V
- On-resistance
  - $R_{ON} = 14 \text{ m}\Omega \text{ (typical)}$
  - at  $V_{IN}$  = 0.6 V to 5 V,  $V_{BIAS}$  = 5 V
  - R<sub>ON</sub> = 18 m $\Omega$  (typical)
    - at V<sub>IN</sub> = 0.6 V to 2.5 V, V<sub>BIAS</sub> = 2.5 V
- 6-A maximum continuous switch current per channel
- Quiescent current for TPS22976, TPS22976N
  - 37 µA (typical, both channels)
    - at V<sub>IN</sub> = V<sub>BIAS</sub> = 5 V
  - 35 µA (typical, single channel) at  $V_{IN} = V_{BIAS} = 5 V$
- Quiescent current for TPS22976A
  - 85 µA (typical, both channels) at  $V_{IN} = V_{BIAS} = 5 V$
  - 83 µA (typical, single channel) at V<sub>IN</sub> = V<sub>BIAS</sub> = 5 V
- Control input threshold enables use of 1.2-, 1.8-, 2.5-, and 3.3-V logic
- Configurable rise time
- Fast turn ON time (TPS22976A)
- t<sub>ON</sub> = 17µs at V<sub>IN</sub> = 1.05V
- Thermal shutdown
- Quick Output Discharge (QOD) (optional)
- SON 14-pin package with thermal pad
- ESD performance tested per JESD 22
  - 2-kV HBM and 1-kV CDM

## 2 Applications

- Ultrabook™ •
- Notebooks and Netbooks
- Tablet PCs
- Set-top Boxes and Residential Gateways
- **Telecom Systems**
- Solid-State Drives (SSD)

## **3 Description**


The TPS22976 product family consists of three devices: TPS22976, TPS22976A and TPS22976N. Each device is a dual-channel load switch with controlled turnon. The device contains two N-channel MOSFETs that can operate over an input voltage range of 0.6 V to 5.7 V, and can support a maximum continuous current of 6 A per channel. Each switch is independently controlled by an on and off input (ON1 and ON2), which can interface directly with low-voltage control signals. The TPS22976 is capable of thermal shutdown when the junction temperature is above the threshold, turning the switch off. The switch turns on again when the junction temperature stabilizes to a safe range. The TPS22976 also offers an optional integrated 230- $\Omega$  on-chip load resistor for quick output discharge when the switch is turned off.

The TPS22976 is available in a small, spacesaving 3-mm × 2-mm 14-SON package (DPU) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to 105°C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22976 TPS22976A TPS22976N	WSON (14)	3.00 mm × 2.00 mm

For all available packages, see the orderable addendum at (1) the end of the data sheet.



**Application Circuit** 

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



## **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Revision History2
5 Device Comparison Table
6 Pin Configuration and Functions
Pin Functions3
7 Specifications
7.1 Absolute Maximum Ratings4
7.2 ESD Ratings4
7.3 Recommended Operating Conditions4
7.4 Thermal Information4
7.5 Electrical Characteristics (VBIAS = 5V)5
7.6 Electrical Characteristics (VBIAS = 2.5V)6
7.7 Switching Characteristics (TPS22976,
TPS22976N)7
7.8 Switching Characteristics (TPS22976A)8
7.9 Typical DC Characteristics9
7.10 Typical AC Characteristics12
8 Parameter Measurement Information17
9 Detailed Description18
9.1 Overview

9.2 Functional Block Diagram	. 19
9.3 Feature Description.	
9.4 Device Functional Modes	
10 Application and Implementation	
10.1 Application Information	
10.2 Typical Application	
11 Power Supply Recommendations	
12 Layout	
12.1 Layout Guidelines	. 26
12.2 Layout Example	
12.3 Power Dissipation	
13 Device and Documentation Support	
13.1 Device Support	
13.2 Documentation Support	
13.3 Receiving Notification of Documentation Updates.	
13.4 Support Resources	.27
13.5 Trademarks	
13.6 Electrostatic Discharge Caution	
13.7 Glossary	
14 Mechanical, Packaging, and Orderable	
Information	27
	1

# **4 Revision History**

Changes from Revision B (September 2017) to Revision C (September 2020)	Page
Added quiescent current and rise time for TPS22976A in the <i>Features</i> list	1
Added TPS22976A to the <i>Device Information</i> table	1
Added Switching Characteristics (TPS22976A) table	4
Added a line for quiescent current for TPS22976A in all of the Specifications tables	
Added two quiescent current graphs in Typical DC Characteristics for the TPS22976A	9
Added section for the TPS22976A in Typical AC Characteristics	12
Added CT pin equation for the TPS22976A in <i>Adjustable Rise Time</i> section	25
Changes from Revision A (March 2017) to Revision B (September 2017)	Page
Updated V <sub>IH</sub> in <i>Recommended Operating Conditions</i>	4
Changes from Revision * (February 2016) to Revision A (March 2017)	Page


•	Jpdated statement for	Equation 4 in	Adjustable Rise	Time section fron	n "CT = 0 pF" <sup>·</sup>	to "CT < 100 pF	<sup>.</sup> " 25
---	-----------------------	---------------	-----------------	-------------------	----------------------------	-----------------	-------------------



## **5** Device Comparison Table

DEVICE	R <sub>ON</sub> AT V <sub>IN</sub> = V <sub>BIAS</sub> = 5 V (TYPICAL)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	TURN ON TIME <65µs AT V <sub>IN</sub> = 1.05V
TPS22976	14 mΩ	Yes	6 A	No
TPS22976A	14 mΩ	Yes	6 A	Yes
TPS22976N	14 mΩ	No	6 A	No

## **6** Pin Configuration and Functions



#### Figure 6-1. DPU Package 14-Pin WSON with Exposed Thermal Pad Top View




Figure 6-2. DPU Package 14-Pin WSON with Exposed Thermal Pad Bottom View

## **Pin Functions**

	PIN I/C		DESCRIPTION			
NO.	NAME	1/0	DESCRIPTION			
1		1	Switch 1 input. Recommended voltage range for these pins for optimal R <sub>ON</sub> performance is 0.6 V to			
2	3 ON1		V <sub>BIAS</sub> . Place an optional decoupling capacitor between these pins and GND to reduce V <sub>IN1</sub> dip during turnon of the channel. See the <i>Application Information</i> section for more information.			
3	ON1	I	Active-high switch 1 control input. Do not leave floating.			
4 VBIAS I Bias voltage. Power supply to the device. Recommen See the <i>Application Information</i> section.		I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.7 V. See the <i>Application Information</i> section.			
5	5 ON2 I Active-high switch 2 control input. Do not leave floating.					
6		VIN2 I	Switch 2 input. Recommended voltage range for these pins for optimal $R_{ON}$ performance is 0.6 V to			
7	VIN2		$V_{BIAS}$ . Place an optional decoupling capacitor between these pins and GND to reduce $V_{IN2}$ dip during turn-on of the channel. See the <i>Application Information</i> section for more information.			
8	VOUT2 0		VOUT2 O	Switch 2 output		
		0	Switch 2 output.			
10 CT2		0	Switch 2 slew rate control. Can be left floating. Capacitor used on this pin must be rated for a minimum of 25 V for desired rise time performance.			
11	GND		Ground.			
12	CT1	0	Switch 1 slew rate control. Can be left floating. Capacitor used on this pin must be rated for a minimum of 25 V for desired rise time performance.			
13	VOUT1	0	Switch 1 output.			
14			Switch i Output.			
_	Thermal pad	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the <i>Layout</i> section for layout guidelines.			

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN1,2</sub>	Input Voltage	-0.3	6	V
V <sub>OUT1,2</sub>	Output Voltage	-0.3	6	V
V <sub>ON1,2</sub>	ON Pin Voltage	-0.3	6	V
V <sub>BIAS</sub>	Bias Voltage	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous current per channel		6	A
I <sub>MAX,PLS</sub>	Maximum pulsed current switch per channel, pulse <300µs, 3% duty cycle		8	А
TJ	Junction temperature		125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	6	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN1,2</sub>	Input Voltage	0.6	V <sub>BIAS</sub>	V
V <sub>BIAS</sub>	Bias Voltage	2.5	5.7	V
V <sub>ON1,2</sub>	ON Pin Voltage	0	5.7	V
V <sub>OUT1,2</sub>	Output Voltage	0	V <sub>IN</sub>	V
V <sub>IH</sub>	High-Level Input Voltage, ON	1.2	5.7	V
V <sub>IL</sub>	Low-Level Input Voltage, ON	0	0.5	V
T <sub>A</sub>	Ambient Temperature	-40	105	°C

### 7.4 Thermal Information

		TPS22976	
	THERMAL METRIC <sup>(1)</sup> Junction-to-ambient thermal resistance   op) Junction-to-case (top) thermal resistance   Junction-to-board thermal resistance   Junction-to-board thermal resistance   Junction-to-top characterization parameter   Junction-to-board characterization parameter	DPU (WSON)	UNIT
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	50.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	52.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	18.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.6	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	18.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 7.5 Electrical Characteristics (VBIAS = 5V)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
Power Sup	plies and Currents						
	V <sub>BIAS</sub> Quiescent Current	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0mA, V <sub>IN1,2</sub> = V <sub>ON1,2</sub> = 5V		-40°C to 85°C	37	48	μA
	(TPS22976, both channels)	10011 - 10012 - 011A, VIN1	,2 - VON1,2 - 5 V	-40°C to 105°C		49	μA
Q,VBIAS	V <sub>BIAS</sub> Quiescent Current	$I_{OUT1} = I_{OUT2} = 0 \text{mA}, V_{ON2}$	<sub>2</sub> = 0V, V <sub>IN1,2</sub> =	-40°C to 85°C	35	43	μA
	(TPS22976, single-channel)	V <sub>IN1</sub> = 5V		-40°C to 105°C		44	μA
	V <sub>BIAS</sub> Quiescent Current	-40°C to 85°C		85	106	μA	
1	(TPS22976A, both channels)	$I_{OUT1} = I_{OUT2} = 0mA, V_{IN1}$	<sub>,2</sub> = V <sub>ON1,2</sub> = 5V	-40°C to 105°C		106	μA
Q,VBIAS	V <sub>BIAS</sub> Quiescent Current (TPS22976A,	$I_{OUT1} = I_{OUT2} = 0mA, V_{ON2}$	<sub>2</sub> = 0V, V <sub>IN1,2</sub> =	-40°C to 85°C	83	102	μA
	single-channel)	V <sub>IN1</sub> = 5V		-40°C to 105°C		102	μA
SD,VBIAS	V <sub>BIAS</sub> Shutdown Current	$V_{ON1,2} = 0V, V_{OUT1,2} = 0V$		-40°C to 105°C	1.37	2.3	μA
			V <sub>IN</sub> = 5V	-40°C to 85°C	0.005	5.5	μA
				-40°C to 105°C		11.3	μA
			V <sub>IN</sub> = 3.3V	-40°C to 85°C	0.002	1.4	μA
	V <sub>IN</sub> Shutdown Current (per	V <sub>ON</sub> = 0V, V <sub>OUT</sub> = 0V	VIN = 3.3V	-40°C to 105°C		3.4	μA
SD,VIN	channel)	VON - 0V, VOUI - 0V	V <sub>IN</sub> = 1.8V	-40°C to 85°C	0.002	0.5	μA
		-	VIN - 1.0V	-40°C to 105°C		1.4	μA
			$\gamma = 0.6\gamma$	-40°C to 85°C	0.001	0.3	μA
			V <sub>IN</sub> = 0.6V	-40°C to 105°C		0.8	μA
ON	ON Pin Leakage Current		V <sub>ON</sub> = 5.5V	-40°C to 105°C		0.1	μA
Resistance	Characteristics		1				
				25°C	14	18	mΩ
			V <sub>IN</sub> = 5V	-40°C to 85°C		22	mΩ
				-40°C to 105°C		23	mΩ
				25°C	14	18	mΩ
			V <sub>IN</sub> = 3.3V	-40°C to 85°C		22	mΩ
				-40°C to 105°C		23	mΩ
				25°C	14	18	mΩ
			V <sub>IN</sub> = 1.8V	-40°C to 85°C		22	mΩ
				-40°C to 105°C		23	mΩ
R <sub>ON</sub>	On-Resistance	I <sub>OUT</sub> = -200mA		25°C	14	18	mΩ
			V <sub>IN</sub> = 1.2V	-40°C to 85°C		22	mΩ
				-40°C to 105°C		23	mΩ
				25°C	14	18	mΩ
			V <sub>IN</sub> = 1.05V	-40°C to 85°C		22	mΩ
				-40°C to 105°C		23	mΩ
				25°C	14	18	
			V <sub>IN</sub> = 0.6V	-40°C to 85°C		22	
		VIN - 0.0V		-40°C to 105°C		23	
V <sub>ON,HYS</sub>	ON Pin Hysteresis	V <sub>IN</sub> = 5V		25°C	90		mV
R <sub>PD</sub>	Output Pulldown Resistance		V	-40°C to 105°C	230	280	
T <sub>SD</sub>	Thermal Shutdown	Junction Temperature Ris		-	160		°C
30	Thermal Shutdown		J				<u>ب</u>



## 7.6 Electrical Characteristics (VBIAS = 2.5V)

## over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T <sub>A</sub>	MIN TYP	MAX	UNIT
Power Sup	plies and Currents						
	V <sub>BIAS</sub> Quiescent Current			-40°C to 85°C	15	20	μA
	(TPS22976, both channels)	$I_{OUT1} = I_{OUT2} = 0 \text{mA}, V_{IN1,2}$	$_2 = V_{ON1,2} = 2.5V$	-40°C to 105°C		20	μA
I <sub>Q,VBIAS</sub>	V <sub>BIAS</sub> Quiescent Current	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0mA, V <sub>ON2</sub>	= 0V, V <sub>IN1 2</sub> =	-40°C to 85°C	14	19	μA
	(TPS22976, single-channel)	$V_{\rm IN1} = 2.5V$	· · · · · · · · · · · · · · · · · · ·	-40°C to 105°C		19	μA
	V <sub>BIAS</sub> Quiescent Current			-40°C to 85°C	26	37	μA
	(TPS22976A, both channels)	$I_{OUT1} = I_{OUT2} = 0$ mA, $V_{IN1,2}$	<sub>2</sub> = V <sub>ON1,2</sub> = 2.5V	-40°C to 105°C		37	μA
I <sub>Q,VBIAS</sub>	V <sub>BIAS</sub> Quiescent Current (TPS22976A,	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0mA, V <sub>IN1,2</sub>	a = Vonu a = 2.5V	-40°C to 85°C	25	36	μA
	single-channel)		2 0001,2 2.00	-40°C to 105°C		36	μA
I <sub>SD,VBIAS</sub>	V <sub>BIAS</sub> Shutdown Current	$V_{ON1,2} = 0V, V_{OUT1,2} = 0V$		-40°C to 105°C	0.58	1.1	μA
			V <sub>IN</sub> = 2.5V	-40°C to 85°C	0.005	0.8	μA
				-40°C to 105°C		2.1	μA
I <sub>SD,VIN</sub>			V <sub>IN</sub> = 1.8V	-40°C to 85°C	0.002	0.5	μA
	VIN Shutdown Current (per	V <sub>ON</sub> = 0V, V <sub>OUT</sub> = 0V		-40°C to 105°C		1.4	μA
	channel)		V <sub>IN</sub> = 1.05V	-40°C to 85°C	0.002	0.3	μA
			- 110	-40°C to 105°C		1	μA
			V <sub>IN</sub> = 0.6V	-40°C to 85°C	0.001	0.3	μA
				-40°C to 105°C		0.8	μA
I <sub>ON</sub>	ON Pin Leakage Current		V <sub>ON</sub> = 5.5V	-40°C to 105°C		0.1	μA
Resistance	Characteristics			1			
				25°C	18	23	mΩ
			V <sub>IN</sub> = 2.5V	-40°C to 85°C		28	mΩ
				-40°C to 105°C		30	mΩ
				25°C	16	23	mΩ
			V <sub>IN</sub> = 1.8V	-40°C to 85°C		28	mΩ
				-40°C to 105°C		29	mΩ
				25°C	16	22	mΩ
			V <sub>IN</sub> = 1.5V	-40°C to 85°C		27	mΩ
R <sub>ON</sub>	On-Resistance	I <sub>OUT</sub> = -200mA		-40°C to 105°C		28	mΩ
UN				25°C	16	21	mΩ
			V <sub>IN</sub> = 1.2V	-40°C to 85°C		26	mΩ
				-40°C to 105°C		28	mΩ
				25°C	16	21	mΩ
			V <sub>IN</sub> = 1.05V	-40°C to 85°C		25	mΩ
				-40°C to 105°C		27	mΩ
				25°C	15	20	mΩ
			V <sub>IN</sub> = 0.6V	-40°C to 85°C		25	mΩ
				-40°C to 105°C		26	mΩ
V <sub>ON,HYS</sub>	ON Pin Hysteresis	V <sub>IN</sub> = 2.5V		25°C	70		mV
R <sub>PD</sub>	Output Pulldown Resistance	V <sub>IN</sub> = V <sub>OUT</sub> = 2.5V, V <sub>ON</sub> = (	DV	-40°C to 105°C	250	330	Ω
T <sub>SD</sub>	Thermal Shutdown	Junction Temperature Risi	ng	-	160		°C
T <sub>SD,HYS</sub>	Thermal Shutdown Hysteresis	Junction Temperature Falli	ing	-	20		°C



## 7.7 Switching Characteristics (TPS22976, TPS22976N)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
VIN = V	/ON = VBIAS = 5V, TA = 25°C				
t <sub>on</sub>	Turn ON Time	$R_{L} = 10\Omega, C_{L} = 0.1 \mu F, CT = 1000 \mu F$	239	90	μs
t <sub>OFF</sub>	Turn OFF Time	$R_{L} = 10\Omega, C_{L} = 0.1 \mu F, CT = 1000 \mu F$		3	μs
t <sub>R</sub>	Rise Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	177	70	μs
t <sub>F</sub>	Fall Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		2	μs
t <sub>D</sub>	Delay Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	62	20	μs
VIN = 0	0.6V, VON = VBIAS = 5V, TA = 25°0	2			
t <sub>on</sub>	Turn ON Time	$R_{L} = 10\Omega, C_{L} = 0.1 \mu F, CT = 1000 \mu F$	74	45	μs
t <sub>OFF</sub>	Turn OFF Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		3	μs
t <sub>R</sub>	Rise Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	28	35	μs
t <sub>F</sub>	Fall Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		2	μs
t <sub>D</sub>	Delay Time	$R_{L} = 10\Omega, C_{L} = 0.1 \mu F, CT = 1000 \mu F$	46	30	μs
VIN = 2	2.5V, VON = 5V, VBIAS = 2.5V, TA :	= 25°C			
t <sub>ON</sub>	Turn ON Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	348	35	μs
t <sub>OFF</sub>	Turn OFF Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		4	μs
t <sub>R</sub>	Rise Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	227	′5	μs
t <sub>F</sub>	Fall Time	$R_{L} = 10\Omega, C_{L} = 0.1 \mu F, CT = 1000 \mu F$		2	μs
t <sub>D</sub>	Delay Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	121	10	μs
VIN = 0	).6V, VON = 5V, VBIAS = 2.5V, TA :	= 25°C			
t <sub>on</sub>	Turn ON Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	173	30	μs
t <sub>OFF</sub>	Turn OFF Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		5	μs
t <sub>R</sub>	Rise Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	70	00	μs
t <sub>F</sub>	Fall Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		2	μs
	Delay Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$	103	20	μs

7




## 7.8 Switching Characteristics (TPS22976A)

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN = \	/ON = VBIAS = 5V, TA = 25°C					
t <sub>ON</sub>	Turn ON Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		350		μs
t <sub>OFF</sub>	Turn OFF Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		2		μs
t <sub>R</sub>	Rise Time	R <sub>L</sub> = 10Ω, C <sub>L</sub> = 0.1uF, CT = 1000pF		263		μs
t <sub>F</sub>	Fall Time	R <sub>L</sub> = 10Ω, C <sub>L</sub> = 0.1uF, CT = 1000pF		2		μs
t <sub>D</sub>	Delay Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		86		μs
VIN = C	0.6V, VON = VBIAS = 5V, TA = 25°C					
t <sub>ON</sub>	Turn ON Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		100		μs
t <sub>OFF</sub>	Turn OFF Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		2		μs
t <sub>R</sub>	Rise Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		41		μs
t <sub>F</sub>	Fall Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		2		μs
t <sub>D</sub>	Delay Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		58		μs
VIN = 2	2.5V, VON = 5V, VBIAS = 2.5V, TA = 2	25°C				
t <sub>ON</sub>	Turn ON Time	R <sub>L</sub> = 10Ω, C <sub>L</sub> = 0.1uF, CT = 1000pF		612		μs
t <sub>OFF</sub>	Turn OFF Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		3		μs
t <sub>R</sub>	Rise Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		392		μs
t <sub>F</sub>	Fall Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		2		μs
t <sub>D</sub>	Delay Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		221		μs
VIN = C	0.6V, VON = 5V, VBIAS = 2.5V, TA = 2	25°C				
t <sub>ON</sub>	Turn ON Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		301		μs
t <sub>OFF</sub>	Turn OFF Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		3		μs
t <sub>R</sub>	Rise Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		119		μs
t <sub>F</sub>	Fall Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		2		μs
t <sub>D</sub>	Delay Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 1000 \mu F$		182		μs
<b>VIN</b> = 1	1.05V, VON = VBIAS = 5V, TA = -40°	C to 85°C				
t <sub>ON</sub>	Turn ON Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 0 p F$		17	42	μs
t <sub>OFF</sub>	Turn OFF Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 0 p F$		2		μs
t <sub>R</sub>	Rise Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 0 p F$		6	25	μs
t <sub>F</sub>	Fall Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 0 p F$		2		μs
t <sub>D</sub>	Delay Time	$R_L = 10\Omega, C_L = 0.1 \mu F, CT = 0 p F$		11	25	μs
	· · · · · · · · · · · · · · · · · · ·					




## 7.9 Typical DC Characteristics













## 7.10 Typical AC Characteristics

#### AC Characteristics (TPS22976, TPS22976N)


 $T_A$  = 25°C,  $C_T$  = 1000 pF,  $C_{IN}$  = 1  $\mu$ F,  $C_L$  = 0.1  $\mu$ F,  $R_L$  = 10  $\Omega,$   $V_{ON}$  = 5 V







TPS22976 SLVSDE7C – NOVEMBER 2016 – REVISED SEPTEMBER 2020



### AC Characteristics (TPS22976A)


 $T_A$  = 25°C,  $C_T$  = 1000 pF,  $C_{IN}$  = 1  $\mu$ F,  $C_L$  = 0.1  $\mu$ F,  $R_L$  = 10  $\Omega,$   $V_{ON}$  = 5 V

Texas

INSTRUMENTS


www.ti.com








TPS22976 SLVSDE7C – NOVEMBER 2016 – REVISED SEPTEMBER 2020





## **8 Parameter Measurement Information**








Figure 8-2. t<sub>ON</sub> and t<sub>OFF</sub> Waveforms



## 9 Detailed Description

### 9.1 Overview

The TPS22976 is a 5.7-V, dual-channel, 14-m $\Omega$  (typical) R<sub>ON</sub> load switch in a 14-pin WSON package. Each channel can support a maximum continuous current of 6 A and is controlled by an on and off GPIO-compatible input. To reduce the voltage drop in high current rails, the device implements N-channel MOSFETs. Note that the ON pins must be connected and cannot be left floating. The device has a configurable slew rate for applications that require specific rise-time, which controls the inrush current. By controlling the inrush current, power supply sag can be reduced during turnon. Furthermore, the slew rate is proportional to the capacitor on the CT pin. See the *Adjustable Rise Time* section to determine the correct CT value for a desired rise time.

The internal circuitry is powered by the V<sub>BIAS</sub> pin, which supports voltages from 2.5 V to 5.7 V. This circuitry includes the charge pump, QOD (optional), and control logic. When a voltage is applied to V<sub>BIAS</sub>, and the ON<sub>1,2</sub> pins transition to a low state, the QOD functionality is activated. This connects V<sub>OUT1</sub> and V<sub>OUT2</sub> to ground through the on-chip resistor. The typical pulldown resistance (R<sub>PD</sub>) is 230  $\Omega$ .

During the off state, the device prevents downstream circuits from pulling high standby current from the supply. The integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, reducing solution size and bill of materials (BOM) count.



### 9.2 Functional Block Diagram




Figure 9-1. TPS22976 Functional Block Diagram

## 9.3 Feature Description

## 9.3.1 ON and OFF Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high with a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

Copyright © 2022 Texas Instruments Incorporated



#### 9.3.2 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor needs to be placed between VIN and GND. A 1- $\mu$ F ceramic capacitor, C<sub>IN</sub>, placed close to the pins is usually sufficient. Higher values of C<sub>IN</sub> can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

#### 9.3.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A  $C_{IN}$  to  $C_L$  ratio of 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more  $V_{IN}$  dip upon turnon due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see the *Adjustable Rise Time* section).

#### 9.3.4 Quick Output Discharge (QOD) (Not Present in TPS22976N)

The TPS22976 and TPS22976A include a QOD feature. When the switch is disabled, an internal discharge resistance is connected between VOUT and GND to remove the remaining charge from the output. This resistance prevents the output from floating while the switch is disabled. For best results, it is recommended that the device gets disabled before  $V_{BIAS}$  falls below the minimum recommended voltage.

#### 9.3.5 Thermal Shutdown

Thermal Shutdown protects the part from internally or externally generated excessive temperatures. When the device temperature exceeds  $T_{SD}$  (typical 160°C), the switch is turned off. The switch automatically turns on again if the temperature of the die drops 20 degrees below the  $T_{SD}$  threshold.

#### 9.4 Device Functional Modes

Table 9-1 lists the TPS22976 and TPS22976A functions.

Table									
ON	VIN to VOUT	VOUT							
L	Off	GND							
Н	On	VIN							

#### Table 9-1. TPS22976 and TPS22976A Functions

Table 9-2 lists the TPS22976N functions.

ON	VIN to VOUT	VOUT
L	Off	Floating
Н	On	VIN



## 10 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


#### **10.1 Application Information**

This section highlights some of the design considerations for implementing the device in various applications. A PSPICE model for this device is also available on the product page for additional information.

#### **10.1.1 Parallel Configuration**

To increase current capabilities and to lower  $R_{ON}$ , both channels can be placed in parallel as seen in Figure 10-1. With this configuration, the CT1 and CT2 pins can be tied together to use one capacitor, CT.

See the *TPS22966 Dual-Channel Load Switch in Parallel Configuration* application report and *Parallel Load Switches for Higher Output Current & Reduced ON-Resistance Design Guide* for more information.




#### Figure 10-1. Parallel Configuration

#### **10.1.2 Standby Power Reduction**

Battery powered end equipments often have strict power budgets, in which there is a need to reduce current consumption. The TPS22976 significantly reduces system current consumption by disabling the supply voltage to subsystems in standby states. Alternatively, the TPS22976 reduces the leakage current overhead of the modules in standby mode as achieved in Figure 10-2. Note that standby power reduction can be achieved on either channel, as well as dual-channel operation.






Copyright © 2016, Texas Instruments Incorporated

#### Figure 10-2. Standby Power Reduction

#### **10.1.3 Power Supply Sequencing without GPIO Input**

Sequential startup of several subsystems is often burdensome and adds complexity for several end equipments. The TPS22976 provides a power sequencing solution that reduces the overall system complexity, as seen in Figure 10-3.




#### Figure 10-3. Power Sequencing without a GPIO Input

#### **10.1.4 Reverse Current Blocking**

Reverse current blocking is often desired in specific applications, as it prevents current from flowing from the output to the input of the load switch when the device is disabled. With the configuration illustrated in Figure



10-4, the TPS22976 can be converted into a single-channel switch with reverse current blocking. VIN1 or VIN2 can be used as the input and VIN2 or VIN1 as the output.



Copyright © 2016, Texas Instruments Incorporated

Figure 10-4. Reverse Current Blocking

## **10.2 Typical Application**

This application demonstrates how the TPS22976 can be used to limit the inrush current when powering on downstream modules.




Figure 10-5. Typical Application Circuit

24

## 10.2.1 Design Requirements

Table 10-1 shows the TPS22976 design parameters.

Table 10-1. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage	3.3 V
Bias voltage	5 V
Load capacitance (C <sub>L</sub> )	22 µF
Maximum acceptable inrush current	400 mA

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 1.

Inrush Current =  $C \times dV/dt$ 

where

- · C is the output capacitance
- dV is the output voltage
- dt is the rise time

The TPS22976 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turnon. The appropriate rise time can be calculated using Table 10-1 and the inrush current equation. See Equation 2 and Equation 3.

400 mA = 22 µF × 3.3 V/dt	(2)
dt = 181.5 µs	(3)

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 181.5  $\mu$ s. See the oscilloscope captures in the *Application Curves* section for an example of how the CT capacitor can be used to reduce inrush current.

Downloaded From Oneyac.com

(1)



#### 10.2.2.2 Adjustable Rise Time

A capacitor to GND on the CT pins sets the slew rate for each channel. To ensure desired performance, a capacitor with a minimum voltage rating of 25 V must be used on either CT pins. An approximate formula for the relationship between CT and slew rate is shown in Equation 4, and this is valid for TPS22976 and TPS22976N. The TPS22976A has a faster rise time and is represented by Equation 5.

Equation 4 and Equation 5 account for 10% to 90% measurement on  $V_{OUT}$  and do not apply for CT < 100 pF. Use Table 10-2 to determine rise times for when CT = 0 pF.

#### TPS22976, TPS22976N:

SR = 0.42 × CT + 66	(4)
TPS22976A:	
SR = 0.0606 × CT + 22	(5)

where

- SR is the slew rate (in µs/V)
- CT is the capacitance value on the CT pin (in pF)
- The units for the constants 66 and 22 are in µs/V.

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 10-2 shows rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where  $V_{IN}$  and  $V_{BIAS}$  are already in steady state condition, and the ON pin is asserted high.


Table 10-2. Rise Time Values (TPS22976, TPS22976N)														
CT (nE)		RISE TIME (µs) 10% - 90%, C <sub>L</sub> = 0.1 µF, C <sub>IN</sub> = 1 µF, R <sub>L</sub> = 10 $\Omega^{(1)}$												
CT (pF)	5 V	3.3 V	1.8 V	1.5 V	1.2 V	1.05 V	0.6 V							
0	149	112	77	70	60	56	42							
220	548	388	236	206	173	154	103							
470	968	673	401	342	289	256	169							
1000	1768	1220	711	608	505	445	286							
2200	3916	2678	1554	1332	1097	949	627							
4700	8040	5477	3179	2691	2240	1964	1249							
10000	16520	11150	6410	5401	4430	3933	2526							

Table 10-2. Rise Time Values (TPS22976, TPS22976N)

(1) TYPICAL VALUES at 25°C,  $V_{BIAS}$  = 5 V, 25 V X7R 10% CERAMIC CAP

#### **10.2.3 Application Curves**

 $V_{BIAS} = 5 V$ ;  $V_{IN} = 3.3 V$ ;  $C_{L} = 22 \mu F$ 





## 11 Power Supply Recommendations

The device is designed to operate from a  $V_{BIAS}$  range of 2.5 V to 5.7 V and a  $V_{IN}$  range of 0.6 V to  $V_{BIAS}$ .

### 12 Layout

### **12.1 Layout Guidelines**

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for  $V_{IN}$ ,  $V_{OUT}$ , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

### 12.2 Layout Example

Notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.




Figure 12-1. PCB Layout Example

#### 12.3 Power Dissipation

The maximum IC junction temperature must be restricted to  $125^{\circ}$ C under normal operating conditions. To calculate the maximum allowable power dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use Equation 6.

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\theta_{JA}}$$

where

- P<sub>D(max)</sub> is the maximum allowable power dissipation.
- T<sub>J(max)</sub> is the maximum allowable junction temperature (125°C for the TPS22976).
- T<sub>A</sub> is the ambient temperature of the device.
- $\theta_{JA}$  is the junction to air thermal impedance. See the *Thermal Information* section. This parameter is highly dependent upon board layout.

(6)



## **13 Device and Documentation Support**

#### **13.1 Device Support**

#### **13.1.1 Developmental Support**

For the TPS22976N PSpice Transient Model, see SLVMBV5.

For the TPS22976 PSpice Transient Model, see SLVMBV6.

#### **13.2 Documentation Support**

#### 13.2.1 Related Documentation

For related documentation see the following:

TPS22976 Evaluation Module User's Guide

#### **13.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.5 Trademarks

Ultrabook<sup>™</sup> is a trademark of Intel.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 13.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.



## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
TPS22976ADPUR	ACTIVE	WSON	DPU	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976A	Samples
TPS22976DPUR	ACTIVE	WSON	DPU	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976	Samples
TPS22976DPUT	ACTIVE	WSON	DPU	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976	Samples
TPS22976NDPUR	ACTIVE	WSON	DPU	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976N	Samples
TPS22976NDPUT	ACTIVE	WSON	DPU	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22976ADPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976ADPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976DPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976DPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976NDPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976NDPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976NDPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

Pack Materials-Page 1



www.ti.com

# PACKAGE MATERIALS INFORMATION


8-Jun-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22976ADPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22976ADPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22976DPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22976DPUT	WSON	DPU	14	250	210.0	185.0	35.0
TPS22976NDPUR	WSON	DPU	14	3000	210.0	185.0	35.0
TPS22976NDPUT	WSON	DPU	14	250	210.0	185.0	35.0
TPS22976NDPUT	WSON	DPU	14	250	210.0	185.0	35.0

# **MECHANICAL DATA**



C. Small Outline No-Lead (SON) package configuration.

 $\triangle$  The package thermal pad must be soldered to the board for thermal and mechanical performance.

- See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. This package is Pb-free.



# DPU (R-PWSON-N14)


# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)