

16-Bit, 250kSPS, 6-Channel, Simultaneous Sampling SAR ANALOG-TO-DIGITAL CONVERTERS

¹FEATURES

- **2**•**Six Input Channels**
-
- •**Six Independent 16-Bit ADCs**
- •**4**µ**^s Total Throughput per Channel**
- •
- **TQFP-64 Package Package**

APPLICATIONS

- •**Motor Control**
- •**Multi-Axis Positioning Systems**
- •**3-Phase Power Control**

DESCRIPTION

 Fully Differential Inputs The ADS8365 includes six, 16-bit, 250kSPS analog-to-digital converters (ADCs) with six fully differential input channels grouped into three pairs for high-speed simultaneous signal acquisition. Inputs to **Low Power:** the sample-and-hold amplifiers are fully differential **200mW** in Normal Mode **and are maintained differential to the input of the 5mW in Nap Mode ADC.** This architecture provides excellent **⁵⁰**µ**^W in Power-Down Mode** common-mode rejection of 80dB at 50kHz, which is important in high-noise environments.

> The ADS8365 offers ^a flexible, high-speed parallel interface with ^a direct address mode, ^a cycle, and ^a FIFO mode. The output data for each channel is available as a 16-bit word.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of AA Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

[ADS8365](http://focus.ti.com/docs/prod/folders/print/ads8365.html)

SBAS362C–AUGUST 2006–REVISED MARCH 2008.. **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

(1) The JEDEC Low K (1s) board design used to derive this data was ^a 3-inch ^x 3-inch, two-layer board with 2-ounce copper traces on top of the board.

(2) The JEDEC High K (2s2p) board design used to derive this data was ^a 3-inch ^x 3-inch, multilayer board with 1-ounce internal power and ground planes, and 2-ounce copper traces on the top and bottom of the board.

RECOMMENDED OPERATING CONDITIONS

ELECTRICAL CHARACTERISTICS: 100kSPS

Over recommended operating free-air temperature range at -40° C to $+85^{\circ}$ C, AV_{DD} = 5V, BV_{DD} = 3V, V_{REF} = internal +2.5V, f_{CLK} = 2MHz, and $f_{\text{SAMPLE}} = 100 \text{kSPS}$, unless otherwise noted.

(1) All typical values are at +25°C.

NSTRUMENTS

EXAS

ELECTRICAL CHARACTERISTICS: 100kSPS (continued)

Over recommended operating free-air temperature range at -40° C to $+85^{\circ}$ C, AV_{DD} = 5V, BV_{DD} = 3V, V_{REF} = internal +2.5V, f_{CLK} = 2MHz, and $f_{\text{SAMPLE}} = 100 \text{kSPS}$, unless otherwise noted.

(2) Applies for 5.0V nominal supply: BV_{DD} (min) = 4.5V and BV_{DD} (max) = 5.5V.

(3) Applies for 3.0V nominal supply: BV $_{\text{DD}}$ (min) = 2.7V and BV $_{\text{DD}}$ (max) = 3.6V.

www.ti.com.. SBAS362C–AUGUST 2006–REVISED MARCH 2008

ELECTRICAL CHARACTERISTICS: 100kSPS (continued)

Over recommended operating free-air temperature range at -40°C to +85°C, AV_{DD} = 5V, BV_{DD} = 3V, V_{REF} = internal +2.5V, f_{CLK} = 2MHz, and $f_{\text{SAMPLE}} = 100 \text{kSPS}$, unless otherwise noted.

(4) Applies for 3.0V nominal supply: BV_{DD} (min) = 2.7V and BV_{DD} (max) = 3.6V.

SBAS362C–AUGUST 2006–REVISED MARCH 2008.. **www.ti.com**

ELECTRICAL CHARACTERISTICS: 250kSPS

Over recommended operating free-air temperature range at -40°C to +85°C, AV_{DD} = 5V, BV_{DD} = 3V, V_{REF} = internal +2.5V, f_{CLK} = 5MHz, and $f_{\text{SAMPLE}} = 250 \text{kSPS}$, unless otherwise noted

(1) All typical values are at +25°C.

www.ti.com.. SBAS362C–AUGUST 2006–REVISED MARCH 2008

ELECTRICAL CHARACTERISTICS: 250kSPS (continued)

Over recommended operating free-air temperature range at -40° C to $+85^{\circ}$ C, AV_{DD} = 5V, BV_{DD} = 3V, V_{REF} = internal +2.5V, f_{CLK} = 5MHz, and $f_{\text{SAMPLE}} = 250 \text{kSPS}$, unless otherwise noted

(2) Applies for 5.0V nominal supply: BV_{DD} (min) = 4.5V and BV_{DD} (max) = 5.5V.

(3) Applies for 3.0V nominal supply: BV $_{\text{DD}}$ (min) = 2.7V and BV $_{\text{DD}}$ (max) = 3.6V.

SBAS362C–AUGUST 2006–REVISED MARCH 2008.. **www.ti.com**

ELECTRICAL CHARACTERISTICS: 250kSPS (continued)

Over recommended operating free-air temperature range at -40° C to $+85^{\circ}$ C, AV_{DD} = 5V, BV_{DD} = 3V, V_{REF} = internal +2.5V, f_{CLK} = 5MHz, and $f_{\text{SAMPLE}} = 250 \text{kSPS}$, unless otherwise noted

EQUIVALENT INPUT CIRCUIT

Equivalent Analog Input Circuit **Equivalent Digital Input Circuit**

TEXAS INSTRUMENTS

www.ti.com.. SBAS362C–AUGUST 2006–REVISED MARCH 2008

TERMINAL FUNCTIONS

(1) AI ⁼ Analog Input, AO ⁼ Analog Output, DI ⁼ Digital Input, DO ⁼ Digital Output, DIO ⁼ Digital Input/Output, and P ⁼ Power Supply Connection.

TERMINAL FUNCTIONS (continued)

www.ti.com **SBAS362C–AUGUST 2006–REVISED MARCH 2008**

TIMING INFORMATION

Figure 1. Read and Convert Timing

Figure 2. Write Timing

SBAS362C–AUGUST 2006–REVISED MARCH 2008.. **www.ti.com**

TIMING CHARACTERISTICS(1)(2)(3)(4)

Over recommended operating free-air temperature range, T_{MIN} to T_{MAX}, AV_{DD} = 5V, REF_{IN} = REF_{OUT}, V_{REF} = internal +2.5V, $\rm{f_{CLK}}$ = 5MHz, $\rm{f_{SAMPLE}}$ = 250kSPS, and BV $\rm{_{DD}}$ = 2.7 to 5V, unless otherwise noted,

(1) Assured by design.

(2) All input signals are specified with rise time and fall time = 5ns (10% to 90% of BV_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.
(3) See Figure 1.

See [Figure](#page-10-0) 1.

 $\overline{(4)}$ BYTE is asynchronous; when BYTE is 0, bits 15 to 0 appear at DB15 to DB0. When BYTE is 1, bits 15 to 8 appear on DB7 to DB0. RD may remain LOW between changes in BYTE.

(5) Only important when synchronization to clock is important.

TYPICAL CHARACTERISTICS

At T_A = +25°C, AV_{DD} = +5V, BV_{DD} = +3V, V_{REF} = internal +2.5V, f_{CLK} = 5MHz, and f_{SAMPLE} = 250kSPS, unless otherwise noted.

Downloaded From [Oneyac.com](https://www.oneyac.com)

Figure 7. Figure 8.

SBAS362C–AUGUST 2006–REVISED MARCH 2008.. **www.ti.com**

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, AV_{DD} = +5V, BV_{DD} = +3V, V_{REF} = internal +2.5V, f_{CLK} = 5MHz, and f_{SAMPLE} = 250kSPS, unless otherwise noted.

www.ti.com **www.ticom** and the community of the comm

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, AV_{DD} = +5V, BV_{DD} = +3V, V_{REF} = internal +2.5V, f_{CLK} = 5MHz, and f_{SAMPLE} = 250kSPS, unless otherwise noted.

Downloaded From [Oneyac.com](https://www.oneyac.com)

INTRODUCTION

The ADS8365 is ^a high-speed, low-power, six-channel simultaneous sampling and converting, 16-bit ADC that operates from ^a single +5V supply. The input channels are fully differential with ^a typical common-mode rejection of 80dB. The ADS8365 contains six 4µ^s successive approximation ADCs, six differential sample-and-hold amplifiers, an internal +2.5V reference with REF_{IN} and REF_{OUT} pins, and a Under normal operation, REF_{OUT} (pin 61) can be high-speed parallel interface. There are six analog directly connected to REF_{IN} (pin 62) to provide an high-speed parallel interface. There are six analog directly connected to REF_{IN} (pin 62) to provide an inputs that are grouped into three channel pairs (A, B, internal +2.5V reference to the ADS8365. The and C). There are six ADCs, one for each input that ADS8365 can operate, however, with an external can be sampled and converted simultaneously, thus reference in the range of 1.5V to 2.6V, for a can be sampled and converted simultaneously, thus reference in the range of 1.5V to 2.6V, for a preserving the relative phase information of the corresponding full-scale range of 3.0V to 5.2V, as preserving the relative phase information of the corresponding full-scale range of 3.0V to 5.2V, as signals on both analog inputs. Each pair of channels long as the input does not exceed the $AV_{DD} + 0.3V$ has a hold signal (HOLDA, HOLDB, and HOLDC) to limit. allow simultaneous sampling on each channel pair, on four or on all six channels. The part accepts ^a differential analog input voltage in the range of $-V_{REF}$ to $+V_{REF}$, centered on the common-mode voltage (see the *Analog Input* section). The ADS8365 also accepts bipolar input ranges when ^a level shift circuit is used at the front end (see [Figure](#page-17-0) 26).

A conversion is initiated on the ADS8365 by bringing isolation between the external reference and the the \overline{HOLDX} pin low for a minimum of 20ns. \overline{HOLDX} CDACs. These buffers are also used to recharge all low places the sample-and-hold amplifiers of the X the capacitors of all CDACs during conversion. channels in the hold state simultaneously and the conversion process is started on each channel. The EOC output goes low for half ^a clock cycle when the conversion is latched into the output register. The data can be read from the parallel output bus following the conversion by bringing both \overline{RD} and \overline{CS} low. Conversion time for the ADS8365 is 3.2µ^s when ^a 5MHz external clock is used. The corresponding acquisition time is 0.8µs. To achieve the maximum output data rate (250kSPS), the read function can be performed during the next conversion. NOTE: This mode of operation is described in more detail in the $($ common-mode - V_{REF}). The value of V_{REF} determines *Timing and Control* section of this data sheet.

SAMPLE AND HOLD

The sample-and-hold amplifiers on the ADS8365 allow the ADCs to accurately convert an input sine wave of full-scale amplitude to 16-bit resolution. The input bandwidth of the sample-and-hold amplifiers is greater than the Nyquist rate (Nyquist $= 1/2$ of the sampling rate) of the ADC, even when the ADC is operated at its maximum throughput rate of 250kSPS. The typical small-signal bandwidth of the sample-and-hold amplifiers is 10MHz. Typical aperture delay time (or the time it takes for the ADS8365 to switch from the sample to the hold mode following the negative edge of the HOLDX signal) is

5ns. The average delta of repeated aperture delay values (also known as aperture jitter) is typically 50ps. These specifications reflect the ability of the ADS8365 to capture ac input signals accurately at the exact same moment in time.

REFERENCE

internal +2.5V reference to the ADS8365. The long as the input does not exceed the $AV_{DD} + 0.3V$

The reference output of the ADS8365 has an impedance of 2kΩ. The high impedance reference input can be driven directly. For an external resistive load, an additional buffer is required. A load capacitance of 0.1µF to 10µF should be applied to the reference output to minimize noise. If an external reference is used, the three input buffers provide

ANALOG INPUT

The analog input is bipolar and fully differential. There are two general methods of driving the analog input of the ADS8365: single-ended or differential, as shown in [Figure](#page-16-0) 21 and Figure 22. When the input is single-ended, the –IN input is held at the common-mode voltage. The +IN input swings around the same common voltage and the peak-to-peak amplitude is the (common-mode + V_{REF}) and the (common-mode $-V_{REF}$). The value of V_{REF} determines the range over which the common-mode voltage may vary (see [Figure](#page-16-0) 23).

Figure 21. Methods of Driving the ADS8365 Single-Ended or Differential

[ADS8365](http://focus.ti.com/docs/prod/folders/print/ads8365.html)

 $\frac{1}{2}$. Common–mode voltage (Single–ended mode) = –IN

The maximum differential voltage between +IN and $-IN$ of the ADS8365 is V_{REF} . See Figure 23 and Figure 24 for a further explanation of the common voltage range for single-ended and differential inputs.

Figure 22. Using the ADS8365 in the Single-Ended and Differential Input Modes

Figure 23. Single-Ended Input: Common-Mode Figure 24. Differential Input: Common-Mode Voltage Range vs VREF Voltage Range vs VREF

When the input is differential, the amplitude of the In each case, care should be taken to ensure that the input is the difference between the +IN and -IN input, output impedance of the sources driving the +IN and or: (+IN) – (–IN). The peak-to-peak amplitude of each –IN inputs are matched. Often, ^a small capacitor input is $\pm 1/2V_{REF}$ around this common voltage. (20pF) between the positive and negative input helps However, since the inputs are 180° out-of-phase, the to match the impedance. Otherwise, a mismatch may peak-to-peak amplitude of the differential voltage is $+V_{REF}$ to $-V_{REF}$. The value of V_{REF} also determines temperature and input voltage. the range of the voltage that may be common to both inputs, as shown in Figure 24.

to match the impedance. Otherwise, a mismatch may result in offset error, which will change with both

The input current on the analog inputs depends on ^a number of factors, such as sample rate or input

Downloaded From **[Oneyac.com](https://www.oneyac.com)**

SBAS362C–AUGUST 2006–REVISED MARCH 2008.. **www.ti.com**

voltage. Essentially, the current into the ADS8365 charges the internal capacitor array during the sampling period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25pF) to ^a 16-bit settling level within three clock cycles if the minimum acquisition time is used. When the converter goes into the hold mode, the input impedance is greater than 1GΩ. Care must be taken regarding the absolute analog input voltage. The +IN and –IN inputs should always remain within the range of AGND – 0.3V to AV_{DD} + 0.3V.

The [OPA365](http://focus.ti.com/docs/prod/folders/print/opa365.html) is ^a good choice for driving the analog inputs in ^a 5V, single-supply application.

TRANSITION NOISE

The transition noise of the ADS8365 itself is low, as shown in Figure 25 These histograms were generated by applying ^a low-noise dc input and initiating 8000 conversions. The digital output of the ADC will vary in output code due to the internal noise of the ADS8365; this feature is true for all 16-bit, successive approximation register (SAR) type ADCs. Using ^a histogram to plot the output codes, the distribution should appear bell-shaped, with the peak of the bell curve representing the nominal code for the input value. The $±1σ$, $±2σ$, and $±3σ$ distributions represent the 68.3%, 95.5%, and 99.7%, respectively, **Figure 26. Level Shift Circuit for Bipolar Input** of all codes. The transition noise can be calculated by **Ranges** dividing the number of codes measured by 6, yielding the ±3^σ distribution, or 99.7%, of all codes. Statistically, up to three codes could fall outside the distribution when executing 1000 conversions. The ADS8365 uses an external clock (CLK, pin 28)
Remember, in order to achieve this low-noise that controls the conversion rate of the CDAC With a Remember, in order to achieve this low-noise that controls the conversion rate of the CDAC. With a
Performance, the peak-to-peak noise of the input 5MHz external clock the ADC sampling rate is performance, the peak-to-peak noise of the input 5MHz external clock, the ADC sampling rate is
signal and reference must be < 50µV. The state of the system of the corresponds to a 4us maximum

Figure 25. 8000 Conversion Histogram of ^a DC Input

BIPOLAR INPUTS

The differential inputs of the ADS8365 were designed to accept bipolar inputs $(-V_{REF}$ and $+V_{REF}$) around the common-mode voltage (2.5V), which corresponds to ^a 0V to 5V input range with ^a 2.5V reference. By using ^a simple op amp circuit featuring four, high-precision external resistors, the ADS8365 can be configured to accept ^a bipolar input range. The conventional $\pm 2.5V$, $\pm 5V$, and $\pm 10V$ input ranges could be interfaced to the ADS8365 using the resistor values shown in Figure 26.

TIMING AND CONTROL

 $250kSPS$ which corresponds to a 4 μs maximum throughput time. Acquisition and conversion take ^a total of 20 clock cycles.

Texas **INSTRUMENTS**

www.ti.com **www.ticom** and the community of the comm

THEORY OF OPERATION

The ADS8365 contains six 16-bit ADCs that can operate simultaneously in pairs. The three hold signals (HOLDA, HOLDB, and HOLDC) initiate the conversion on the specific channels. A simultaneous hold on all six channels can occur with all three hold signals strobed together. The converted values are saved in six registers. For each read operation, the ADS8365 outputs 16 bits of information (16 data or 3 channel address, data valid, and some from the internal ADC are latched into the synchronization information). The address/mode output registers, which usually happens 16.5 signals (A0, A1, and A2) select how the data are read clock cycles after hold initiated the conversion.

from the ADS8365. These address/mode signals can lit remains low for half a clock cycle. If more from the ADS8365. These address/mode signals can It remains low for half a clock cycle
define a selection of a single channel, a cycle mode than one channel pair is converted define a selection of a single channel, a cycle mode that cycles through all channels, or a FIFO mode that simultaneously, the A-channels get stored to sequences the data determined by the order of the the registers first (16.5 clock cycles after hold), sequences the data determined by the order of the hold signals. The FIFO mode will allow the six followed by the B-channels one clock cycle registers to be used by ^a single-channel pair; later, and finally the C-channels another clock therefore, three locations for CH X0 and three same cycle later. If a reading (both RD and CS are locations for CH X1 can be updated before they are low) is in process, then the latch process is read from the device. delayed until the read operation is finished.

EXPLANATION OF CLOCK, RESET, FD, AND EOC PINS

- **Clock** An external clock has to be provided for the latched into the A0 register. For example,
ADS8365. The maximum clock frequency is when the FIFO is empty, FD is 0. The first ([Figure](#page-10-0) 1, t_{W1}) or low for at least 60ns.
- **RESET** Bringing the RESET signal low will reset the ADS8365. Resetting clears the control register

and all the output registers, aborts any conversion in process, and closes the sampling switches. The reset signal must stay low for at least 20ns (see Figure 27, t_{W4}). The reset signal should be back high for at least 20ns (Figure 27, t_{D2}) before starting the next conversion (negative hold edge).

- vutputs 16 bits of information (16 data or 3 **EOC** End of conversion goes low when new data address, data valid, and some from the internal ADC are latched into the
- **FD** First data or A0 data are high if channel A0 is chosen to be read next. In FIFO mode, the channel (X0) that is written to the FIFO first is latched into the A0 register. For example, ADS8365. The maximum clock frequency is when the FIFO is empty, FD is 0. The first
5MHz. The minimum clock cycle is 200ns (see The Mesult latched into the FIFO register A0 is, 5MHz. The minimum clock cycle is 200ns (see result latched into the FIFO register A0 is,
Figure 1, t_{c4}), and the clock has to remain high therefore, chosen to be read next, and FD [Figure](#page-10-0) 1, t_{C1}), and the clock has to remain high therefore, chosen to be read next, and FD
(Figure 1, t_{M4}) or low for at least 60ns rises. After the first channel is read (one to three read cycles, depending on BYTE and ADD), FD goes low again.

Figure 27. Start of the Conversion

START OF A CONVERSION AND READING

By bringing one, two, or all three of the HOLDX signals low, the input data of the corresponding channel X are immediately placed in the hold mode (5ns). The conversion of this channel X follows with the next rising edge of clock. If it is important to detect ^a hold command during ^a certain clock-cycle, then the falling edge of the hold signal has to occur at least 10ns before the rising edge of clock, as shown in [Figure](#page-18-0) 27, t_{D1} . The hold signal can remain low without initiating ^a new conversion. The hold signal must be high for at least 15ns (as shown in [Figure](#page-18-0) 27, t_{W2}) before it is brought low again, and hold must stay low for at least 20ns ([Figure](#page-18-0) 27, t_{W3}).

Once ^a particular hold signal goes low, further impulses of this hold signal are ignored until the conversion is finished or the device is reset. When the conversion is finished (after 16 clock cycles) the sampling switches close and sample the selected channel. The start of the next conversion must be delayed to allow the input capacitor of the ADS8365 to be fully charged. This delay time depends on the driving amplifier, but should be at least 800ns.

The ADS8365 can also convert one channel **DATA CONSIDER EXAMPLE CONSIDER** CONTINUOUSLY (see Figure 28). Therefore, HOLDA and HOLDC are kept high all the time. To gain acquisition time, the falling edge of HOLDB takes place just before the rising edge of clock. One conversion requires 20 clock cycles. Here, data are read after the next conversion is initiated by HOLDB. To read data from channel B, A1 is set high and A2 is low. Since A0 is low during the first reading $(A2 \text{ A1 A0} = 010)$, data B0 are put to the output. Before the second RD, A0 switches high (A2 A1 A0 = 011) so that data from channel B1 are read, as shown in Table 1. However, reading data during the conversion or on ^a falling hold edge might cause ^a loss in performance.

Table 1. Address Control for RD Functions

Figure 28. Timing of One Conversion Cycle

Reading data (RD and CS)

In general, the channel/data outputs are in tri-state. Both CS and RD must be low to enable these outputs. \overline{RD} and \overline{CS} must stay low together for at least 40ns (see [Figure](#page-10-0) 1, t_{D6}) before the output data are valid. RD must remain HIGH for at least 30ns (see [Figure](#page-10-0) 1, t_{W5}) before bringing it back low for a subsequent read command.

The new data are latched into its output register 16.5 clock cycles after the start of ^a conversion (next rising edge of clock after the falling edge of HOLDX). Even if the ADS8365 is forced to wait until the read process is finished (RD signal going high) before the new data are latched into its output register, the possibility still exists that the new data was latched to the output register just before the falling edge of RD. If ^a read process is initiated around 16.5 clock cycles after the conversion started, RD and CS should stay low for at least 50ns (see [Figure](#page-10-0) 1, t_{W6}) to get the new data stored to its register and switched to the output.

CS being low tells the ADS8365 that the bus on the board is assigned to the ADS8365. If an ADC shares ^a bus with digital gates, there is ^a possibility that digital (high-frequency) noise will be coupled into the ADC. If the bus is just used by the ADS8365, \overline{CS} can be hardwired to ground. Reading data at the falling edge of one of the HOLDX signals might cause noise.

BYTE

If there is only an 8-bit bus available on ^a board, then BYTE can be set high (see Figure 29). In this case, the lower eight bits can be read at the output pins D15 to D8 or D7 to D0 at the first RD signal, and the higher bits after the second \overline{RD} signal. If the ADS8365 is used in the cycle or the FIFO mode, then the address and data valid information is added to the data (if ADD is high). In this case, the address will be read first, then the lower eight bits, and finally the higher eight bits. If BYTE is low, then the ADS8365 operates in the 16-bit output mode. Here, data are read between pins DB15 and DB0. As long as ADD is low, with every RD impulse, data from a new channel are brought to the output. If ADD is high and the cycle or the FIFO mode is chosen; the first output word contains the address, while the second output word contains the 16-bit data.

Figure 29. Reading Data in Cycling Mode

ADD Signal

In the cycle and the FIFO mode, it might be desirable If conversion timing between ADCs is not critical, Soft to have address information with the 16-bit output Trigger mode can allow all three HOLDX signals to
data. Therefore, ADD can be set high. In this case, be triggered simultaneously. This simultaneous data. Therefore, ADD can be set high. In this case, be triggered simultaneously. This simultaneous
two RD signals (or three readings if the part is triggering can be done by tying all three HOLDX pins two RD signals (or three readings if the part is triggering can be done by tying all three \overline{HOLDX} pins operated with BYTE being high) are necessary to high, and issuing a write (\overline{CS} and \overline{WR} low) with the operated with BYTE being high) are necessary to high, and issuing a write (CS and WR low) with the read data of one channel, while the ADS8365 DB0, DB1, DB2, and DB7 bits low, and the reset bit read data of one channel, while the ADS8365 DB0, DB1, DB2, and DB7 bits low, and the reset bit
provides channel information on the first RD signal (DB3) high. Writing a low to the reset bit (DB3) while provides channel information on the first RD signal (DB3) high. Writing a low to the reset bit (DB3) while (see Table 2 and Table 3).

Soft Trigger Mode

Signals NAP, ADD, A0, A1, A2, RESET, HOLDA, The HOLDX signals start conversion automatically on HOLDB, and HOLDC are accessible through the data bus and control word. Bits NAP, ADD, A0, A1 and A2 are in an *OR* configuration with hardware pins. When software configuration is used, these pins must be connected to ground. Conversely, the RESET, HOLDA, HOLDB, and HOLDC bits are in ^a NAND configuration with the hardware pins. When software configuration is used, these pins must be connected to BV_{DD} .

the RESET pin is high forces a device reset, and all HOLDX signals that occur during that time are ignored.

the next clock cycle. The format of the two words that can be written to the ADS8365 are shown in Table 4.

Bits DB5 and DB4 do not have corresponding hardware pins. Bit DB5 = 1 enables Powerdown mode. Bit $DB4 = 1$ inverts the MSB of the output data, putting the output data in two's complement format. When DB4 is low, the data is in straight binary format.

Table 3. Overview of the Output Formats Depending on Mode When ADD ⁼ 1

Table 4. Control Register Bits

NAP AND POWERDOWN MODE CONTROL

In order to minimize power consumption when the ADS8365 is not in use, two low-power options are available. Nap mode minimizes power without shutting down the biasing circuitry and internal reference, allowing immediate recovery after it is disabled. It can be enabled by either the NAP pin going high, or setting DB6 in the data register high. Enabling Powerdown mode results in lower power consumption than Nap mode, but requires ^a short recovery period after disabling. It can only be enabled If all the output registers are filled up with unread by setting DB5 in the data register high. data and new data from an additional conversion

GETTING DATA

Flexible Output Modes: A0 A1, and A2.

The ADS8365 has three different output modes that are selected with A2, A1, and A0. The A2, A1 and A0 pins are held with ^a transparent latch that triggers on ^a falling edge of the RD pin negative-ANDed with the \overline{CS} pin (that is, if either \overline{RD} or \overline{CS} is low, the falling New data is always written into the next available edge of the other will latch A0-2). \hfill register. At t₀ (see [Figure](#page-23-0) 31), the reset deletes all the

When $(A2, A1, A0) = 000$ to 101, a particular channel can be directly addressed (see [Table](#page-19-0) 1 and Figure 30). The channel address should be set at least 10ns (see Figure 30, t_{D9}) before the falling edge of RD and should not change as long as RD is low. In this standard address mode, ADD will be ignored, but should be connected to either ground or supply.

When (A2, A1, A0) = 110, the interface is running in a stragisters (registers 1, 2, 3, and 4). cycle mode (see [Figure](#page-20-0) 29). Here, data 7 down to data 0 of channel A0 is read on the first \overline{RD} signal, and data 15 down to data 8 on the second as BYTE is high. Then A1 on the second \overline{RD} , followed by B0,

B1, C0, and finally, C1 before reading A0 again. Data from channel A0 are brought to the output first after ^a reset signal, or after powering up the device. The third mode is a FIFO mode that is addressed with $(A2, A1, A0 = 111)$. Data of the channel that is converted first is read first. So, if ^a particular channel pair is most interesting and is converted more frequently (for example, to get ^a history of ^a particular channel pair), then there are three output registers per channel available to store data.

must be latched in, then the oldest data is discarded. If a read process is going on (RD) signal low) and new data must be stored, then the ADS8365 waits until the read process is finished (RD) signal going high) before the new data gets latched into its output register. Again, with the ADD signal, it can be chosen whether the address should be added to the output data.

existing data. At t₁, the new data of the channels A0 and A1 are put into registers 0 and 1. At t $_2$, a dummy read $(\overline{RD}$ low) is performed to latch the address data correctly. At t₃, the read process of channel A0 data is finished; therefore, these data are dumped and A1 data are shifted to register 0. At t ⁴, new data are available, this time from channels B0, B1, C0, and C1. These data are written into the next available

Figure 30. Timing for Reading Data

INSTRUMENTS

Texas

On t ⁵, the new read process of channel A1 data is second RD, the 16-bit data word can be read finished. The new data of channel C0 and C1 at t_6 are put on top (registers 4 and 5). The are needed. On the first RD impulse, data valid, the

In Cycle mode and in FIFO mode, the ADS8365 offers the ability to add the address of the channel to the output data. Since there is only ^a 16-bit bus available (or 8-bit bus in the case BYTE is high), an additional RD signal is necessary to get the information (see [Table](#page-21-0) 2 and [Table](#page-21-0) 3).

In FIFO mode, a dummy read signal (\overline{RD}) is required possibility to check if the counting of the \overline{RD} signals after a reset signal to set the address bits inside the ADS8365 are still tracking with the external after a reset signal to set the address bits inside the ADS8365 are still tracking appropriately: otherwise, the first conversion will not interface (see Table 2 and Table 3). appropriately; otherwise, the first conversion will not be valid. This is only necessary in FIFO mode.

The Output Code (DB15 …DB0)

In the standard address mode $(A2 \tA1 \tA0 =$ FIFO is empty, 16 zeroes are loaded to the output. 000…101), the ADS8365 has ^a 16-bit output word on pins DB15…DB0, if BYTE ⁼ 0. If BYTE ⁼ 1, then two **Table 5. Address Bit in the Output Data** RD impulses are necessary to first read the lower bits, and then the higher bits on either DB7…DB0 or DB15...DB8.

If the ADS8365 operates in Cycle or in FIFO mode and ADD is set high, then the address of the channel (A2A1A0) and ^a data valid (DV) bit are added to the data. If BYTE = 0, then the data valid and the \vert Channel C0 \vert 1 \vert 0 \vert 0 address of the channel is active during the first RD impulse (1000 0000 0000 DV A2 A1 A0). During the

 $(DB15...DB0)$. If BYTE = 1, then three \overline{RD} impulses three address bits, and data bits DB3…DB0 (DV, A2, A1, A0, DB3, DB2, DB1, DB0) are read, followed by the eight lower bits of the 16-bit data word (db7…db0), and finally the higher eight data bits (DB15…DB8). 1000 0000 0000 is added before the address in case $BYTE = 0$, and $DB3...DB0$ is added after the address if BYTE $= 1$. This provides the

The data valid bit is useful for the FIFO mode. Valid data can simply be read until the data valid bit equals 0. The three address bits are listed in Table 5. If the

DATA FROM 	А2	Α1	A0
Channel A0			
Channel A1			
Channel B0			
Channel B1			
Channel C ₀			
Channel C1			

[ADS8365](http://focus.ti.com/docs/prod/folders/print/ads8365.html)

KAS **STRUMENTS**

www.ti.com.. SBAS362C–AUGUST 2006–REVISED MARCH 2008

Figure 32. Ideal Conversion Characteristics (Condition: Single-Ended, VCM ⁼ chXX– ⁼ 2.5V, VREF ⁼ 2.5V)

Downloaded From [Oneyac.com](https://www.oneyac.com)

SBAS362C–AUGUST 2006–REVISED MARCH 2008.. **www.ti.com**

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8365 circuitry. This recommendation is particularly true if the CLK input is approaching the maximum throughput rate.

The basic SAR architecture is sensitive to glitches or reference (tie pin 61 directly to pin 62). sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an *ⁿ*-bit SAR converter, there are *ⁿ* windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high-power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. Their error can change if the external event changes in time with respect to the CLK input.

With this information in mind, power to the ADS8365 should be clean and well-bypassed. A 0.1µF ceramic bypass capacitor should be placed as close to the device as possible. In addition, ^a 1µF to 10µF capacitor is recommended. If needed, an even larger

capacitor and a 5Ω or 10Ω series resistor may be used to low-pass filter ^a noisy supply. On average, the ADS8365 draws very little current from an external reference because the reference voltage is internally buffered. A bypass capacitor of 0.1µF and 10µF are suggested when using the internal

GROUNDING

The AGND pins should be connected to ^a clean ground point. In all cases, this point should be the analog ground. Avoid connections that are too close to the grounding point of ^a microcontroller or digital signal processor. If required, run ^a ground trace directly from the converter to the power-supply entry point. The ideal layout includes an analog ground plane dedicated to the converter and associated analog circuitry. Three signal ground pins (SGND) are the input signal grounds that are on the same potential as analog ground.

APPLICATION INFORMATION

Different connection diagrams to DSPs or microcontrollers are shown in Figure 33 through [Figure](#page-29-0) 39.

Figure 33. ±10V Input Range By Using the INA159

Downloaded From [Oneyac.com](https://www.oneyac.com)

[ADS8365](http://focus.ti.com/docs/prod/folders/print/ads8365.html)

Figure 34. Typical C28xx Connection (Hardware Control)

Figure 35. Typical C28xx Connection (Software Control)

Texas Instruments

www.ti.com.. SBAS362C–AUGUST 2006–REVISED MARCH 2008

Figure 36. Typical C67xx Connection (Cycle Mode—Hardware Control)

Figure 37. Typical C67xx Connection (Software Control)

Figure 38. Typical C54xx Connection (FIFO Mode—Hardware Control)

Figure 39. Typical MSP430x1xx Connection (Cycle Mode—Hardware Control)

www.ti.com.. SBAS362C–AUGUST 2006–REVISED MARCH 2008

Part Change Notification # 20071210003

The ADS8365 device underwent ^a silicon change under Texas Instruments Part Change Notification (PCN) number 20071210003. Details of this change can be obtained from the Product Information Center at Texas Instruments or by contacting your local sales/distribution office. Devices with ^a date code of **81x** and higher are covered by this PCN.

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com 5-Oct-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

Pack Materials-Page 2

TEXAS NSTRUMENTS

www.ti.com 5-Oct-2022

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

PACKAGE MATERIALS INFORMATION

W - Outer tray width

MECHANICAL DATA

MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996

PAG (S-PQFP-G64) PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

LAND PATTERN DATA

- Β. This drawing is subject to change without notice.
- С. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

LAND PATTERN DATA

- Β. This drawing is subject to change without notice.
- С. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

[>>TI\(德州仪器\)](https://www.oneyac.com/brand/1776.html)