











CSD25310Q2

SLPS459A - JANUARY 2014-REVISED JUNE 2014

CSD25310Q2 20 V P-Channel NexFET™ Power MOSFETs

Features

- Ultra-Low Qa and Qad
- Low On Resistance
- Low Thermal Resistance
- Pb-Free
- **RoHS Compliant**
- Halogen Free
- SON 2-mm × 2-mm Plastic Package


Applications


- **Battery Management**
- Load Management
- **Battery Protection**

Description

This 19.9 m Ω , –20 V P-Channel device is designed to deliver the lowest on resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile. Its low on resistance coupled with an extremely small footprint in a SON 2 mm x 2 mm plastic package make the device ideal for battery operated space constrained operations.

Top View





Product Summary

T _A = 25°	С	TYPICAL VA	UNIT			
V_{DS}	Drain-to-Source Voltage -20					
Q_g	Gate Charge Total (-4.5 V)	3.6	nC			
Q_{gd}	Gate Charge Gate to Drain	0.5	nC			
		$V_{GS} = -1.8 \text{ V}$	59.0	mΩ		
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = -2.5 \text{ V}$	27.0	mΩ		
		$V_{GS} = -4.5 \text{ V}$	19.9	mΩ		
V _{GS(th)}	Threshold Voltage	-0.85	V			

Ordering Information(1)

Device	Media	Qty	Package	Ship		
CSD25310Q2	7-Inch Reel	3000	SON 2 x 2 mm	Tape and		
CSD25310Q2T	7-Inch Reel	250	Plastic Package	Reel		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	-20	V
V _{GS}	Gate-to-Source Voltage	±8	V
	Continuous Drain Current (Package Limit)	-20	Α
I _D	Continuous Drain Current ⁽¹⁾	-9.6	Α
I _{DM}	Pulsed Drain Current ⁽²⁾	48	Α
P _D	Power Dissipation ⁽¹⁾	2.9	W
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C

- (1) $R_{\theta JA} = 43^{\circ} \text{C/W}$ on 1 in² Cu (2 oz.) on .060-inch thick FR4 PCB.
- (2) Pulse duration 10 µs, duty cycle ≤2%

Gate Charge






Table of Contents

	Features		6.1 Trademarks
	Description 1		6.3 Glossary
	Revision History		Mechanical, Packaging, and Orderable
5	Specifications3	_	
	5.1 Electrical Characteristics		7.1 Q2 Package Dimensions
	5.2 Thermal Information		7.2 Recommended PCB Pattern 10
	5.3 Typical MOSFET Characteristics		7.3 Recommended Stencil Pattern 1
6	•		7.4 Q2 Tape and Reel Information 1

4 Revision History

CI	hanges from Original (January 2014) to Revision A	Page
•	Revised "Pb-Free Terminal Plating" to Only State "Pb-Free"	<i>'</i>
•	Added small reel option to the Ordering Information Table	



5 Specifications

Electrical Characteristics

 $T_{\Lambda} = 25^{\circ}C$, unless otherwise specified

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV_{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
I_{DSS}	Drain-to-Source Leakage Current	$V_{GS} = 0 \text{ V}, V_{DS} = -16 \text{ V}$			-1	μΑ
I_{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0 \text{ V}, V_{GS} = -8 \text{ V}$			-100	nA
$V_{GS(th)}$	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.55	-0.85	-1.10	V
		$V_{GS} = -1.8 \text{ V}, I_{DS} = -5 \text{ A}$		59.0	89.0	$m\Omega$
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = -2.5 \text{ V}, I_{DS} = -5 \text{ A}$		27.0	32.5	$m\Omega$
		$V_{GS} = -4.5 \text{ V}, I_{DS} = -5 \text{ A}$		19.9	23.9	$m\Omega$
g _{fs}	Transconductance	$V_{DS} = -16 \text{ V}, I_{DS} = -5 \text{ A}$		34		S
DYNAMI	C CHARACTERISTICS					
C _{ISS}	Input Capacitance			504	655	pF
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -10 \text{ V}, f = 1 \text{ MHz}$		281	365	pF
C _{RSS}	Reverse Transfer Capacitance			16.7	21.7	pF
R_g	Series Gate Resistance			1.9		Ω
Qg	Gate Charge Total (-4.5 V)			3.6	4.7	nC
Q_{gd}	Gate Charge Gate to Drain	V _{DS} = -10 V, I _{DS} = -5 A		0.5		nC
Q _{gs}	Gate Charge Gate to Source	$V_{DS} = -10 \text{ V}, I_{DS} = -5 \text{ A}$		1.1		nC
Q _{g(th)}	Gate Charge at V _{th}			0.6		nC
Q _{OSS}	Output Charge	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}$		5.0		nC
t _{d(on)}	Turn On Delay Time			8		ns
t _r	Rise Time	$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{DS} = -5 \text{ A}$		15		ns
t _{d(off)}	Turn Off Delay Time	$R_G = 2 \Omega$		15		ns
t _f	Fall Time			5		ns
DIODE C	CHARACTERISTICS				*	
V _{SD}	Diode Forward Voltage	$I_{DS} = -5 \text{ A}, V_{GS} = 0 \text{ V}$		-0.8	-1.0	V
Q _{rr}	Reverse Recovery Charge	V 40 V I 5 A di/d+ 200 A/··-		9.2		nC
t _{rr}	Reverse Recovery Time	$V_{DD} = -10 \text{ V}, I_F = -5 \text{ A}, \text{ di/dt} = 200 \text{ A/}\mu\text{s}$		13		ns


5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case (1)			4.5	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient ⁽¹⁾⁽²⁾			55	C/VV

 $R_{\theta JC}$ is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.






Max $R_{\theta JA} = 55$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max $R_{\theta JA} = 215$ when mounted on minimum pad area of 2-oz. (0.071-mm thick) Cu.

5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$





Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)





Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage



Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)






Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area

Figure 11. Maximum Drain Current vs Temperature



6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.





7 Mechanical, Packaging, and Orderable Information


The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



7.1 Q2 Package Dimensions








Front View

M0165-01

DIM		MILLIMETERS		INCHES					
	MIN	NOM	MAX	MIN	NOM	MAX			
Α	0.700	0.750	0.800	0.028	0.030	0.032			
A1	0.000		0.050	0.000		0.002			
b	0.250	0.300	0.350	0.010	0.012	0.014			
С		0.203 TYP			0.008 TYP				
D		2.000 TYP			0.080 TYP				
D1	0.900	0.950	1.000	0.036	0.038	0.040			
D2		0.300 TYP		0.012 TYP					
Е		2.000 TYP		0.080 TYP					
E1	0.900	1.000	1.100	0.036	0.040	0.044			
E2		0.280 TYP			0.0112 TYP				
E3		0.470 TYP			0.0188 TYP				
е		0.650 TYP			0.026 TYP				
K		0.280 TYP			0.0112 TYP				
K1		0.350 TYP			0.014 TYP				
K2		0.200 TYP			0.008 TYP				
K3		0.200 TYP		0.008 TYP					
K4		0.470 TYP		0.0188 TYP					
L	0.200	0.25	0.300	0.008	0.010	0.012			




7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.


7.3 Recommended Stencil Pattern





Note: All dimensions are in mm, unless otherwise specified.



7.4 Q2 Tape and Reel Information







M0168-01

Notes: 1. Measured from centerline of sprocket hole to centerline of pocket

- 2. Cumulative tolerance of 10 sprocket holes is ±0.20
- 3. Other material available
- 4. Typical SR of form tape Max 10^9 OHM/SQ
- 5. All dimensions are in mm, unless otherwise specified.

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD25310Q2	ACTIVE	WSON	DQK	6	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 150	2530	Samples
CSD25310Q2T	ACTIVE	WSON	DQK	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 150	2530	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)