

Sample &

Buv





#### SN74AUP1G04

SCES571K-JUNE 2004-REVISED JUNE 2014

### SN74AUP1G04 Low-Power Single Inverter Gate

Technical

Documents

#### Features 1

- Available in the Ultra Small 0.64 mm<sup>2</sup> Package (DPW) with 0.5-mm Pitch
- Low Static-Power Consumption  $(I_{CC} = 0.9 \ \mu A Max)$
- Low Dynamic-Power Consumption  $(C_{pd} = 4.1 \text{ pF Typ at } 3.3 \text{ V})$
- Low Input Capacitance ( $C_i = 1.5 \text{ pF Typ}$ )
- Low Noise Overshoot and Undershoot <10% of V<sub>CC</sub>
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at the Input (V<sub>hys</sub> = 250 mV Typ at 3.3 V)
- Wide Operating V<sub>CC</sub> Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal ٠ Operation
- $t_{pd}$  = 3.9 ns Max at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

#### 2 Applications

Tools &

Software

- **ATCA Solutions**
- Active Noise Cancellation (ANC)
- Barcode Scanner
- **Blood Pressure Monitor**
- **CPAP** Machine
- **Cable Solutions**
- DLP 3D Machine Vision, Hyperspectral Imaging, Optical Networking, and Spectroscopy

Support &

Community

- E-Book
- Embedded PC
- Field Transmitter: Temperature or Pressure Sensor
- **Fingerprint Biometrics**
- HVAC: Heating, Ventilating, and Air Conditioning
- Network-Attached Storage (NAS)
- Server Motherboard and PSU ٠
- Software Defined Radio (SDR)
- TV: High-Definition (HDTV), LCD, and Digital •
- Video Communications System
- Wireless Data Access Card, Headset, Keyboard, Mouse, and LAN Card
- X-ray: Baggage Scanner, Medical, and Dental

#### 3 Description


The SN74AUP1G04 device is a single inverter gate performs the Boolean function  $Y = \overline{A}$ .

L	Device information	n. ,
PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT-23 (5)	2.90 mm × 1.60 mm
	SOT (5)	2.00 mm × 1.25 mm
SN74AUP1G04	SOT (5)	1.60 mm × 1.20 mm
	USON (6)	1.45 mm × 1.00 mm
	X2SON (4)	0.80 mm × 0.80 mm

Dovice Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic 4



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



TEXAS INSTRUMENTS

www.ti.com

### **Table of Contents**

1	Features 1
2	Applications 1
3	Description 1
4	Simplified Schematic1
5	Revision History 2
6	Pin Configuration and Functions
7	Specifications 4
	7.1 Absolute Maximum Ratings 4
	7.2 Handling Ratings 4
	7.3 Recommended Operating Conditions 5
	7.4 Thermal Information 5
	7.5 Electrical Characteristics 6
	7.6 Switching Characteristics, C <sub>L</sub> = 5 pF 6
	7.7 Switching Characteristics, C <sub>L</sub> = 10 pF 7
	7.8 Switching Characteristics, C <sub>L</sub> = 15 pF 7
	7.9 Switching Characteristics, C <sub>L</sub> = 30 pF 7
	7.10 Operating Characteristics7
	7.11 Typical Characteristics 8
8	Parameter Measurement Information
	8.1 Propagation Delays, Setup and Hold Times, and

		Pulse Width	9
	8.2	Enable and Disable Times	10
9	Deta	iled Description	11
	9.1	Overview	11
	9.2	Functional Block Diagram	11
	9.3	Feature Description	11
	9.4	Device Functional Modes	11
10	Арр	lication and Implementation	12
	10.1	Application Information	12
	10.2	Typical Application	12
11	Pow	er Supply Recommendations	14
12	Laye	out	14
	12.1	Layout Guidelines	14
	12.2	Layout Example	14
13	Dev	ice and Documentation Support	15
	13.1	Trademarks	15
	13.2	Electrostatic Discharge Caution	15
	13.3	Glossary	15
14	Mec	hanical, Packaging, and Orderable	
		mation	15


### 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision J (May 2014) to Revision K	Page
•	Updated document to new TI data sheet format	
•	Updated I <sub>off</sub> in Features.	1
	Added Applications	
•	Added Handling Ratings table	4
•	Added Thermal Information table.	5
•	Added Typical Characteristics.	8



#### 6 Pin Configuration and Functions



See mechancial drawings for dimensions.



**Pin Functions** 

		PIN				
NAME	DBV, DCK, DRL	DSF, DRY	YFP	DPW	I/O	DESCRIPTION
NC	1	1, 5	—	1	_	No Connection
A	2	2	A1	2	I	Input A
GND	3	3	B1	3	—	Ground Pin
Y	4	4	B2	4	0	Output Y
VCC	5	6	A2	5	—	Power Pin

### 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage range			-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>			-0.5	4.6	V
Vo	Voltage range applied to any output in the high-impedance of	or power-off state <sup>(2)</sup>		-0.5	4.6	V
Vo	Output voltage range in the high or low state <sup>(2)</sup>			-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0			-50	mA
I <sub>O</sub>	Continuous output current				±20	mA
	Continuous current through V <sub>CC</sub> or GND				±50	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	age temperature range			
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		0.8	3.6	V
		$V_{CC} = 0.8 V$	V <sub>CC</sub>		
V.	High lovel input veltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V
۷IH	riigii-ievei input voitage	$V_{CC}$ = 2.3 V to 2.7 V	1.6		v
		$V_{CC} = 3 V \text{ to } 3.6 V$	2		
		$V_{CC} = 0.8 V$		0	
V		$V_{CC}$ = 1.1 V to 1.95 V	0.3	35 × V <sub>CC</sub>	V
V <sub>IH</sub> H V <sub>IL</sub> L V <sub>I</sub> Ir V <sub>O</sub> C I <sub>OH</sub> H I <sub>OL</sub> L Δt/Δv Ir	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	v
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		0.9	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	$V_{CC}$	V
		$V_{CC} = 0.8 V$		-20	μA
		V <sub>CC</sub> = 1.1 V		-1.1	
		V <sub>CC</sub> = 1.4 V		-1.7	
ЮН	High-level output current	V <sub>CC</sub> = 1.65 V		-1.9	mA
		$V_{CC} = 2.3 V$		-3.1	
V <sub>IL</sub> Lo V <sub>I</sub> Inj V <sub>O</sub> Οι I <sub>OH</sub> Hi I <sub>OL</sub> Lo Δt/Δv Inj		$V_{CC} = 3 V$		-4	
		$V_{CC} = 0.8 V$		20	μA
		V <sub>CC</sub> = 1.1 V		1.1	
		V <sub>CC</sub> = 1.4 V		1.7	
OL		V <sub>CC</sub> = 1.65 V		1.9	mA
		$V_{CC} = 2.3 V$		3.1	
		$V_{CC} = 3 V$		4	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 0.8 V \text{ to } 3.6 V$		200	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	DPW	DRL	DRY	DSF	
			5 PINS	5 PINS	5 PINS	6 PINS	6 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	298.6	314.4	291.8	349.7	554.9	407.1	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	240.2	128.7	224.2	120.5	385.4	232.0	
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	134.6	100.6	245.8	171.4	388.2	306.9	°C/W
Ψյт	Junction-to-top characterization parameter	114.5	7.1	31.4	10.8	159.0	40.3	C/VV
Ψ <sub>ЈВ</sub>	Junction-to-board characterization parameter	133.9	99.8	245.6	169.4	384.1	306.0	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	195.4	n/a	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### SN74AUP1G04

SCES571K – JUNE 2004 – REVISED JUNE 2014

www.ti.com

STRUMENTS

EXAS

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		TA	= 25°C		T <sub>A</sub> = -40°C	UNIT			
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT		
	I <sub>OH</sub> = -20 μA	0.8 V to 3.6 V	V <sub>CC</sub> – 0.1			V <sub>CC</sub> – 0.1				
	I <sub>OH</sub> = -1.1 mA	1.1 V	0.75 × V <sub>CC</sub>			$0.7 \times V_{CC}$				
	I <sub>OH</sub> = -1.7 mA	1.4 V	1.11			1.03				
M	I <sub>OH</sub> = -1.9 mA	1.65 V	1.32			1.3		V		
V <sub>OH</sub>	I <sub>OH</sub> = -2.3 mA	2.2.1/	2.05			1.97		V		
	I <sub>OH</sub> = -3.1 mA	2.3 V	1.9			1.85				
	I <sub>OH</sub> = -2.7 mA	2.14	2.72			2.67				
	$I_{OH} = -4 \text{ mA}$	3 V	2.6			2.55				
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V			0.1		0.1			
	I <sub>OL</sub> = 1.1 mA	1.1 V			0.3 × V <sub>CC</sub>		0.3 × V <sub>CC</sub>			
	I <sub>OL</sub> = 1.7 mA	1.4 V			0.31		0.37			
M	I <sub>OL</sub> = 1.9 mA	1.65 V			0.31		0.35	V		
V <sub>OL</sub>	I <sub>OL</sub> = 2.3 mA	2.2.1/			0.31		0.33	V		
	I <sub>OL</sub> = 3.1 mA	2.3 V			0.44		0.45			
	I <sub>OL</sub> = 2.7 mA	3 V			0.31		0.33			
	$I_{OL} = 4 \text{ mA}$	3 V			0.44		0.45			
II A input	$V_I = GND$ to 3.6 V	0 V to 3.6 V			0.1		0.5	μA		
I <sub>off</sub>	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V}$	0 V			0.2		0.6	μA		
ΔI <sub>off</sub>	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V}$	0 V to 0.2 V			0.2		0.6	μA		
I <sub>CC</sub>	$V_I = GND \text{ or } I_O = 0$ ( $V_{CC}$ to 3.6 V)	0.8 V to 3.6 V			0.5		0.9	μA		
ΔI <sub>CC</sub>	$V_{I} = V_{CC} - 0.6 V, I_{O} = 0$	3.3 V			40		50	μA		
0		0 V		1.5				~ <b>F</b>		
V <sub>OL</sub> I <sub>I</sub> A input I <sub>off</sub> ΔI <sub>off</sub> I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND	3.6 V		1.5				pF		
Co	$V_{O} = V_{CC}$ or GND	3.6 V		2.5				pF		

#### 7.6 Switching Characteristics, $C_L = 5 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT)	V <sub>cc</sub>	V <sub>CC</sub> T <sub>A</sub> = 25°C			T <sub>A</sub> = to 85	UNIT	
	(INPUT)			MIN	TYP	MAX	MIN	MAX	
			0.8 V		15.6				
		Y	1.2 V ± 0.1 V	3.3	5.9	10.8	2.1	13.5	
	٨		1.5 V ± 0.1 V	2.5	4.2	7	1.6	8.8	-
t <sub>pd</sub>	A Y		1.8 V ± 0.15 V	2.2	3.4	5.9	1.4	7	ns
			2.5 V ± 0.2 V	1.7	2.5	4	1.3	4.9	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	1.4	2.1	3.2	1.2	3.9	



### 7.7 Switching Characteristics, $C_L = 10 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	V <sub>cc</sub>	Τ <sub>4</sub>	∖ = 25°C		T <sub>A</sub> = to 85	40°C 5°C	UNIT
	(INPUT)	(OUTPUT)	••	MIN	TYP	MAX	MIN	MAX	
			0.8 V		17.7				
		Y	1.2 V ± 0.1 V	3.9	6.9	12.2	3.1	15	
	•		1.5 V ± 0.1 V	3	5	8.1	2.5	9.9	
τ <sub>pd</sub>	A		1.8 V ± 0.15 V	2.6	4	6.9	2.1	7.9	ns
			2.5 V ± 0.2 V	2.1	3	4.6	1.7	5.6	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	1.8	2.5	3.8	1.5	4.5	

#### 7.8 Switching Characteristics, $C_L = 15 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO	v <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to 85°C		UNIT	
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX		
			0.8 V		19.5				-	
			1.2 V ± 0.1 V	4.7	7.8	13	3.8	15.9		
		٨	V	1.5 V ± 0.1 V	3.7	5.6	8.6	3.1	10.6	~~
	t <sub>pd</sub>	A	ř	1.8 V ± 0.15 V	3.2	4.6	7.4	2.6	8.5	ns
			2.5 V ± 0.2 V	2.5	3.5	5.1	2.1	6.1		
				3.3 V ± 0.3 V	2.2	2.9	4.2	1.9	5	

### 7.9 Switching Characteristics, $C_L = 30 \text{ pF}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	v <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to 85°C		UNIT	
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX		
			0.8 V		25.4					
			1.2 V ± 0.1 V	6.8	10.4	16	6.1	19		
	•	V	1.5 V ± 0.1 V	5.3	7.6	10.8	4.8	12.9		
t <sub>pd</sub>	A	ř	1.8 V ± 0.15 V	4.6	6.3	9.2	4.1	10.5	ns	
			2.5 V ± 0.2 V	3.6	4.8	6.5	3.3	7.6		
			3.3 V ± 0.3 V	3.2	4	5.4	2.9	6.2	-	

#### 7.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
			0.8 V	3.9	25
			1.2 V ± 0.1 V	3.9	
<u> </u>	Dower dissipation conscitance	£ 10 MU	1.5 V ± 0.1 V	3.9	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	1.8 V ± 0.15 V	3.9	pF
			2.5 V ± 0.2 V	3.9	
			3.3 V ± 0.3 V	4.1	

SN74AUP1G04


SCES571K – JUNE 2004 – REVISED JUNE 2014

www.ti.com

NSTRUMENTS

**EXAS** 


### 7.11 Typical Characteristics






#### 8 Parameter Measurement Information

#### 8.1 Propagation Delays, Setup and Hold Times, and Pulse Width



# LOAD CIRCUIT

	V <sub>cc</sub> = 0.8 V	V <sub>cc</sub> = 1.2 V ± 0.1 V	V <sub>cc</sub> = 1.5 V ± 0.1 V	V <sub>cc</sub> = 1.8 V ± 0.15 V	V <sub>cc</sub> = 2.5 V ± 0.2 V	V <sub>cc</sub> = 3.3 V ± 0.3 V
C <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>cc</sub> /2
V <sub>I</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t/t<sub>f</sub> = 3 ns.

C. The outputs are measured one at a time, with one transition per measurement.

- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms


#### SN74AUP1G04

SCES571K – JUNE 2004 – REVISED JUNE 2014




www.ti.com

#### 8.2 Enable and Disable Times



TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times \mathbf{V}_{\mathbf{CC}}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	V <sub>CC</sub> = 0.8 V	V <sub>cc</sub> = 1.2 V ± 0.1 V	V <sub>cc</sub> = 1.5 V ± 0.1 V	V <sub>cc</sub> = 1.8 V ± 0.15 V	V <sub>cc</sub> = 2.5 V ± 0.2 V	$V_{cc}$ = 3.3 V ± 0.3 V
С <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>M</sub>	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>cc</sub> /2	V <sub>cc</sub> /2
V <sub>I</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>
V <sub>Δ</sub>	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



#### ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_{L}$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t/t<sub>f</sub> = 3 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. All parameters and waveforms are not applicable to all devices.

#### Figure 4. Load Circuit and Voltage Waveforms



#### 9 Detailed Description


#### 9.1 Overview

The SN74AUP1G04 device is a single inverter gate performs the Boolean function  $Y = \overline{A}$ .

The AUP family of devices has quiescent power consumption less than 1 µA and comes in the ultra small DPW package. The DPW package technology is a major breakthrough in IC packaging. Its tiny 0.64 mm square footprint saves significant board space over other package options while still retaining the traditional manufacturing friendly lead pitch of 0.5 mm.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The  $I_{off}$  feature also allows for live insertion.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

- Wide operating V<sub>CC</sub> range of 0.8 V to 3.6 V
- 3.6-V I/O tolerant to support down translation
- Input hysteresis allows slow input transition and better switching noise immunity at the input
- I<sub>off</sub> feature allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V
- Low noise due to slower edge rates

#### 9.4 Device Functional Modes

#### **Table 1. Function Table**

INPUT A	INPUT B
Н	L
L	Н

Copyright © 2004–2014, Texas Instruments Incorporated

### **10** Application and Implementation

#### **10.1** Application Information

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire  $V_{CC}$  range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity. It has a small amount of hysteresis built in allowing for slower or noisy input signals. The lowered drive produces slower edges and prevents overshoot and undershoot on the outputs.

#### **10.2 Typical Application**




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits.


#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input conditions
  - Rise time and fall time specs. See  $(\Delta t/\Delta V)$  in Recommended Operating Conditions
  - Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions*
  - Inputs are overvoltage tolerant allowing them to go as high as 3.6 V at any valid V<sub>CC</sub>
- 2. Recommend output conditions
  - Load currents should not exceed 20 mA on the output and 50 mA total for the part
  - Outputs should not be pulled above V<sub>CC</sub>





### Typical Application (continued) 10.2.3 Application Curves



The AUP family of single gate logic makes excellent translators for the new lower voltage microprocessors that typically are powered from 0.8 V to 1.2 V. They can drop the voltage of peripheral drivers and accessories that are still powered by 3.3 V to the new uC power levels.

#### **11 Power Supply Recommendations**

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple V<sub>CC</sub> pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

#### 12.1 Layout Guidelines

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 8 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

#### 12.2 Layout Example




Figure 8. Layout Diagram



#### **13** Device and Documentation Support

#### 13.1 Trademarks

The I<sub>off</sub> feature also allows for live insertion. is a trademark of others. All other trademarks are the property of their respective owners.

#### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G04DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(H04F, H04R)	Samples
SN74AUP1G04DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(H04F, H04R)	Samples
SN74AUP1G04DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5, HCF, HCK, HC R)	Samples
SN74AUP1G04DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5, HCF, HCK, HC R)	Samples
SN74AUP1G04DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5, HCF, HCR)	Samples
SN74AUP1G04DCKTG4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HC5, HCF, HCR)	Samples
SN74AUP1G04DPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C4	Samples
SN74AUP1G04DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(HC7, HCR)	Samples
SN74AUP1G04DRY2	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC	Samples
SN74AUP1G04DRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HC	Samples
SN74AUP1G04DSF2	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HC	Samples
SN74AUP1G04DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HC	Samples
SN74AUP1G04YFPR	ACTIVE	DSBGA	YFP	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HC N	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



### PACKAGE OPTION ADDENDUM

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G04DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G04DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G04DBVT	SOT-23	DBV	5	250	178.0	8.4	3.3	3.2	1.4	4.0	8.0	Q3
SN74AUP1G04DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G04DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G04DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUP1G04DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G04DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74AUP1G04DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G04DRY2	SON	DRY	6	5000	180.0	9.5	1.6	1.15	0.75	4.0	8.0	Q3
SN74AUP1G04DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G04DSF2	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q3
SN74AUP1G04DSF2	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q3
SN74AUP1G04DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
SN74AUP1G04YFPR	DSBGA	YFP	4	3000	178.0	9.2	0.89	0.89	0.58	4.0	8.0	Q1

Pack Materials-Page 1



### PACKAGE MATERIALS INFORMATION

21-Jul-2023



*All dimensions are nominal		1					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G04DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G04DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AUP1G04DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74AUP1G04DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G04DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G04DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G04DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G04DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74AUP1G04DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74AUP1G04DRY2	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G04DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G04DSF2	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1G04DSF2	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G04DSFR	SON	DSF	6	5000	202.0	201.0	28.0
SN74AUP1G04YFPR	DSBGA	YFP	4	3000	220.0	220.0	35.0

Pack Materials-Page 2


# **DCK0005A**



# **PACKAGE OUTLINE**

# SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.



# **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DCK0005A

# **EXAMPLE STENCIL DESIGN**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### **GENERIC PACKAGE VIEW**

# USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **DRY0006A**



# **PACKAGE OUTLINE**

### USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# **DRY0006A**

# **EXAMPLE BOARD LAYOUT**

### USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).




# **DRY0006A**

# **EXAMPLE STENCIL DESIGN**

### USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# **DSF0006A**



# **PACKAGE OUTLINE**

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MO-287, variation X2AAF.

# **DSF0006A**

# **EXAMPLE BOARD LAYOUT**

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



### **DSF0006A**

# **EXAMPLE STENCIL DESIGN**

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### **GENERIC PACKAGE VIEW**

# X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **DPW0005A**



# **PACKAGE OUTLINE**

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.

### **DPW0005A**

# **EXAMPLE BOARD LAYOUT**

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).




# DPW0005A

# **EXAMPLE STENCIL DESIGN**

### X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# **YFP0004**



# **PACKAGE OUTLINE**

### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# YFP0004

# **EXAMPLE BOARD LAYOUT**

### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




# YFP0004

# **EXAMPLE STENCIL DESIGN**

### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




# **DBV0005A**



# **PACKAGE OUTLINE**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.

# DBV0005A

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




### DBV0005A

# **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




# **DRL0005A**



# **PACKAGE OUTLINE**

### SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-293 Variation UAAD-1



# **DRL0005A**

# **EXAMPLE BOARD LAYOUT**

### SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




### **DRL0005A**

# **EXAMPLE STENCIL DESIGN**

### SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)