

[TPS65261](https://www.ti.com.cn/product/cn/tps65261?qgpn=tps65261), [TPS65261-1](https://www.ti.com.cn/product/cn/tps65261-1?qgpn=tps65261-1) [ZHCSBX0C](https://www.ti.com.cn/cn/lit/pdf/ZHCSBX0) – DECEMBER 2013 – REVISED MAY 2023

TPS6526x 4.5V 至 **18V** 输入电压、**3A/2A/2A** 输出电流 三路同步降压转换器

1 特性

TEXAS

• 工作输入电源电压范围 $(4.5V \& 18V)$

INSTRUMENTS

- 反馈基准电压为 0.6V ±1%
- 最大连续输出电流:3A/2A/2A
- 可调节时钟频率范围为 250 kHz 至 2 MHz
- 针对每次降压的专用使能引脚和软启动引脚
- 自动加电/断电序列
- 轻载条件下的的脉冲跳跃模式 (PSM)(仅限 TPS65261)
- 输出电压电源正常状态指示器
- 输入电压电源故障指示器
- 热过载保护

2 应用

- 数字电视 (DTV)
- 机顶盒
- 家庭网关和接入点网络
- 无线路由器
- 安全监控
- POS 机

3 说明

TPS65261、TPS65261-1 是一款具有 3A/2A/2A 输出 电流的单片三路同步降压转换器。4.5V 至 18V 的宽输 入电源电压范围包括大多数运行自 5V、9V、12V 或 15V 电源总线的中间总线电压。该转换器具有恒定频 率峰值电流模式,专用于简化应用,同时方便设计人员 根据目标应用来优化系统。可使用一个外部电阻器在 250 kHz 至 2 MHz 之间调整此转换器的开关频率。 Buck1 和 Buck 2,3 之间的 180°异相运行(Buck2 和 3 同相运行)最大限度地减少了对输入滤波器的要求。

在将 MODE 引脚接至 V7V 并且配置 EN1/2/3 引脚 时, TPS65261, TPS65261-1 特有一个自动上电时 序。此器件还特有一个开漏 RESET 信号来监视断电。

轻负载时,TPS65261 自动运行在脉冲跳跃模式 (PSM),而 TPS65261-1 运行在强制持续电流模式 (FCC)。PSM 模式通过减少轻负载时的开关损耗来提 供高效率,而 FCC 模式降低噪声灵敏性和射频 (RF) 干扰。

此器件特有过压保护、过流和短路保护以及过热保护。 电源正常引脚在任何输出电压超出稳压范围时被置为有 效。

器件信息(1)

器件型号	模式	封装					
TPS65261	PSM	RHB (VQFN, 32)					
TPS65261-1	FCCM						

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

本文档旨在为方便起见,提供有关 TI 产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问 <u>▲ Www.ti.com,其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前,请务必参考最新版本的英文版本。</u>

典型应用

Table of Contents

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

5 Pin Configuration and Functions

(There is no electric signal down bonded to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance.)

图 **5-1. RHB Package 8-Pin VQFN (Top View)**

表 **5-1. Pin Functions**

т

The Co

┑

表 **5-1. Pin Functions (continued)**

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953.](https://www.ti.com/lit/pdf/spra953)

6.5 Electrical Characteristics

 $T_A = 25^{\circ}$ C, V_{IN} = 12 V, f_{SW} = 600 kHz (unless otherwise noted)

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=ZHCSBX0C&partnum=TPS65261)* 7

6.5 Electrical Characteristics (continued)

 $T_A = 25^{\circ}$ C, $V_{IN} = 12$ V, $f_{SW} = 600$ kHz (unless otherwise noted)

6.6 Typical Characteristics

6.6 Typical Characteristics (continued)

 $T_A = 25^{\circ}$ C, V_{IN} = 12 V, V_{OUT1} = 1.2 V, V_{OUT2} = 3.3 V, V_{OUT3} = 1.8 V, f_{SW} = 600 kHz (unless otherwise noted)

6.6 Typical Characteristics (continued)

 $T_A = 25^{\circ}$ C, V_{IN} = 12 V, V_{OUT1} = 1.2 V, V_{OUT2} = 3.3 V, V_{OUT3} = 1.8 V, f_{SW} = 600 kHz (unless otherwise noted)

6.6 Typical Characteristics (continued)

 $T_A = 25^{\circ}$ C, V_{IN} = 12 V, V_{OUT1} = 1.2 V, V_{OUT2} = 3.3 V, V_{OUT3} = 1.8 V, f_{SW} = 600 kHz (unless otherwise noted)

7 Detailed Description

7.1 Overview

The TPS65261, TPS65261-1 is a monolithic triple synchronous step-down (buck) converter with 3A/2A/2A output currents. A wide 4.5V to 18V input supply voltage range encompasses the most intermediate bus voltages operating off 5V, 9V, 12V or 15V power bus. The feedback voltage reference for each buck is 0.6V. Each buck is independent with dedicated enable, soft-start and loop compensation pins.

The TPS65261, TPS65261-1 implements a constant frequency, peak current mode control that simplifies external loop compensation. The wide switching frequency of 250kHz to 2MHz allows optimizing system efficiency, filtering size and bandwidth. The switching frequency can be adjusted with an external resistor connected between ROSC pin and ground. The switching clock of buck1 is 180° out-of-phase operation from the clocks of buck2 and buck3 channels to reduce input current ripple, input capacitor size and power supply induced noise.

The TPS65261, TPS65261-1 has been designed for safe monotonic startup into pre-biased loads. The default start up is when VIN is typically 4.5V. The ENx pin also can be used to adjust the input voltage under voltage lockout (UVLO) with an external resistor divider. In addition, the ENx pin has an internal 3.6uA current source, so the EN pin can be floating to automatically power up the converters.

The TPS65261, TPS65261-1 reduces the external component count by integrating a bootstrap circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BST and LX pin. A UVLO circuit monitors the bootstrap capacitor voltage VBST-VLX in each buck. When $V_{BST-VLX}$ voltage drops to the threshold, LX pin is pulled low to recharge the bootstrap capacitor. The TPS65261, TPS65261-1 can operate at 100% duty cycle as long as the bootstrap capacitor voltage is higher than the BOOT-LX UVLO threshold which is typically 2.1V.

The TPS65261, TPS65261-1 features a PGOOD pin to supervise each output voltage of the buck converters. The TPS65261, TPS65261-1 has power good comparators with hysteresis, which monitor the output voltages through feedback voltages. When all bucks are in regulation range and power sequence is done, PGOOD is asserted to high.

The SS (soft start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor or resistor divider is connected to the pin for soft start or voltage tracking.

At light loading, TPS65261 will automatically operate in pulse skipping mode (PSM) to save power.

The TPS65261, TPS65261-1 is protected from overload and over temperature fault conditions. The converter minimizes excessive output overvoltage transients by taking advantage of the power good comparator. When the output is overvoltage, the high-side MOSFET is turned off until the internal feedback voltage is lower than 105% of the 0.6V reference voltage. The TPS65261, TPS65261-1 implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protection to avoid inductor current runaway. If the overcurrent condition has lasted for more than the OC wait time (256 clock cycles), the converter will shut down and re-start after the hiccup time (8192 clock cycles). The TPS65261, TPS65261-1 shuts down if the junction temperature is higher than the thermal shutdown trip point. When the junction temperature drops 20°C typically below the thermal shutdown trip point, the TPS65261, TPS65261-1 will be restarted under control of the soft start circuit automatically.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Adjusting the Output Voltage

The output voltage of each buck is set with a resistor divider from the output of buck to the FB pin. It is recommended to use 1% tolerance or better resistors.

图 **7-1. Voltage Divider Circuit**

$$
R_2 = R_1 \times \frac{0.6}{V_{\text{out}} - 0.6}
$$
 (1)

To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator is more sensitive to noise. The recommended resistor values are shown in $\frac{1}{\mathcal{R}}$ 7-1.

表 **7-1. Output Resistor Divider Selection**

7.3.2 Power Failure Detector

The power failure detector monitors the voltage on VDIV, and sets open-drain output RESET low when VDIV is below 1.23V. There is deglitch on the rising edge, 534 frequency cycles. **图 7-2** shows the power failure detector timing diagram.

图 **7-2. Power Failure Detector Timing Diagram**

The thresholds can be calculated using 方程式 2 and 方程式 3.

Threshold_{-r} = Vref
$$
\left(1 + \frac{R1}{R2}\right) - I_p \times R1
$$
\nThreshold_{-f} = Vref
$$
\left(1 + \frac{R1}{R2}\right) - (I_p + I_h) \times R1
$$
\n(3)

The divider resisters can be calculated using 方程式 4 and 方程式 5.

$$
R1 = \frac{\text{Threshold}_{-r} - \text{Threshold}_{-f}}{I_h}
$$
 (4)

$$
R2 = \frac{Vref}{\frac{\text{Threshold}_{-r} - Vref}{\text{Threshold}_{-r} - \text{Threshold}_{-f}} \times I_{h} + I_{p}}
$$
\n(5)

Where $I_h = 1\mu A$, $I_p = 1\mu A$.

7.3.3 Enable and Adjusting Undervoltage Lockout

The EN1/2/3 pin provides electrical on/off control of the device. After the EN1/2/3 pin voltage exceeds the threshold voltage, the device starts operation. If each ENx pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low Iq state.

The EN pin has an internal pull-up current source, allowing the user to float the EN pin to enable the device. If an application requires controlling the EN pin, use open drain or open collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 500mV. If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVINx in split rail applications, then the ENx pin can be configured as shown in \boxtimes [7-3,](#page-16-0) \boxtimes [7-4](#page-16-0) and \boxtimes [7-5](#page-16-0). When using the external UVLO function, it is recommended to set the hysteresis to be greater than 500mV.

The EN pin has a small pull-up current Ip which sets the default state of the pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function because it increases by Ih after the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using 方程式 6 and 方程式 7.

$$
R_{1} = \frac{V_{START} \left(\frac{V_{ENFALLING}}{V_{ENRISING}}\right) - V_{STOP}}{I_{P} \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}}\right) + I_{h}}
$$
\n
$$
R_{2} = \frac{R_{1} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{1} (I_{h} + I_{p})}
$$
\n(7)

Where I_h = 3µA, I_p = 3.6uA, $V_{ENSRISING}$ = 1.2V, $V_{ENFALLING}$ = 1.15V.

7.3.4 Soft-Start Time

The voltage on the respective SS pin controls the start-up of the buck output. When the voltage on the SS pin is less than the internal 0.6V reference, the TPS65261, TPS65261-1 regulates the internal feedback voltage to the voltage on the SS pin instead of 0.6V. The SS pin can be used to program an external soft-start function or to allow output of the buck to track another supply during start-up. The device has an internal pull-up current source of 5µA (typical) that charges an external soft-start capacitor to provide a linear ramping voltage at the SS pin. The TPS65261, TPS65261-1 regulates the internal feedback voltage to the voltage on the SS pin, allowing VOUT to rise smoothly from 0V to its regulated voltage without inrush current. The soft-start time can be calculated approximately by 方程式 8.

$$
Tss(ms) = \frac{Css(nF) \times Vref(V)}{lss(\mu A)}
$$

(8)

Many of the common power supply sequencing methods can be implemented using the SSx and ENx pins. \mathbb{R} [7-6](#page-17-0) shows the method implementing ratio-metric sequencing by connecting the SSx pins of three buck channels together. The regulator outputs ramp up and reach regulation at the same time. When calculating the soft-start time, the pull-up current source must be tripled in 方程式 8.

图 **7-6. Ratio Metric Power Up Using SSx Pins**

Simultaneous power supply sequencing can be implemented by connecting capacitor to SSx pin, shown in \boxtimes 7-7. The capacitors can be calculated using [方程式](#page-16-0) 8 and 方程式 9.

图 **7-7. Simultaneous Startup Sequence Using SSx Pins**

7.3.5 Power Up Sequencing

TPS65261, TPS65261-1 features a comprehensive sequencing circuit for the 3 bucks. If the MODE pin ties high to V7V, three buck start up and shutdown is in sequence according to different buck enable pin setup. If the MODE pin ties low to ground, three buck on/off is separately controlled by three enable pins.

7.3.5.1 External Power Sequencing

The TPS65261, TPS65261-1 has a dedicated enable pin and soft-start pin for each converter. The converter enable pins are biased by a current source that allows for easy sequencing with the addition of an external capacitor. Disabling the converter with an active pull-down transistor on the ENs pin allows for a predictable power-down timing operation. $\boxed{8}$ [7-8](#page-19-0) shows the timing diagram of a typical buck power-up sequence by connecting a capacitor at ENx pin.

图 **7-8. Startup Power Sequence**

7.3.5.2 Automatic Power Sequencing

The TPS65261, TPS65261-1 starts with a pre-defined power-up and power-down sequence when the MODE pin ties high to V7V. As shown in $\bar{\text{R}}$ 7-2, the sequence is dictated by the different combinations of EN1 and EN2 status. EN3 is used to start/stop the converters. Buck2 and buck3 are identical converters and can be swapped in the system operation to allow for additional sequencing stages. \boxtimes [7-9](#page-20-0) shows the power sequencing when EN1 and EN2 are pulled up high.

	MODE	EN ₁	EN ₂	EN ₃	Start Sequencing	Shutdown Sequencing		
Automatic Power Sequencing	High	High	High	Used to start/stop bucks in sequence	Buck1 \rightarrow Buck2 \rightarrow Buck3	Buck3→Buck2→Buck1		
	High	Low	High		Buck2 \rightarrow Buck1 \rightarrow Buck3	Buck3→Buck1→Buck2		
	High	High	Low		Buck2 \rightarrow Buck3 \rightarrow Buck1	Buck1 \rightarrow Buck3 \rightarrow Buck2		
	High	Low	Low	Reserved	Reserved	Reserved		
Externally controlled sequencing	Low	Used to start/stop buck1	Used to start/stop buck2	Used to start/stop buck3	x	x		

表 **7-2. Power Sequencing**

图 **7-9. Automatic Power Sequencing**

7.3.6 V7V Low Dropout Regulator and Bootstrap

Power for the high-side and low-side MOSFET drivers and most other internal circuitry is derived from the V7V pin. The internal built-in low dropout linear regulator (LDO) supplies 6.3V (typical) from VIN to V7V. A 10µF ceramic capacitor must be connected from V7V pin to power ground.

If the input voltage, VIN, decreases to UVLO threshold voltage, the UVLO comparator detects the V7V pin voltage and forces the converter off.

Each high-side MOSFET driver is biased from the floating bootstrap capacitor, CB, shown in \boxtimes [7-10](#page-21-0), which is normally recharged during each cycle through an internal low-side MOSFET or the body diode of a low-side MOSFET when the high-side MOSFET turns off. The boot capacitor is charged when the BST pin voltage is less than VIN and BST-LX voltage is below regulation. The recommended value of this ceramic capacitor is 47nF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10V or higher is recommended because of the stable characteristics over temperature and voltage. Each low-side MOSFET driver is powered from the V7V pin directly.

To improve drop out, the device is designed to operate at 100% duty cycle as long as the BST to LX pin voltage is greater than the BST-LX UVLO threshold, which is typically 2.1V. When the voltage between BST and LX drops below the BST-LX UVLO threshold, the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged.

图 **7-10. V7V Linear Dropout Regulator and Bootstrap Voltage Diagram**

7.3.7 Out-of-Phase Operation

To reduce input ripple current, the switch clock of buck1 is 180° out-of-phase from the clock of buck2 and buck3. This enables the system, having less input current ripple, to reduce the input capacitors' size, cost and EMI.

7.3.8 Output Overvoltage Protection (OVP)

The device incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. When the output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state voltage. In some applications with small output capacitance, the load can respond faster than the error amplifier. This leads to the possibility of an output overshoot. Each buck compares the FB pin voltage to the OVP threshold. If the FB pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVP threshold, the high-side MOSFET turns on at the next clock cycle.

7.3.9 Slope Compensation

To prevent the sub-harmonic oscillations when the device operates at duty cycles greater than 50%, the device adds built-in slope compensation, which is a compensating ramp to the switch current signal.

7.3.10 Overcurrent Protection

The device is protected from overcurrent conditions with cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

7.3.10.1 High-side MOSFET Overcurrent Protection

The device implements current mode control which uses the COMP pin voltage to control the turn off of the highside MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. During each cycle, the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference, the high-side switch is turned off.

7.3.10.2 Low-side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on, its conduction current is monitored by the internal circuitry. During normal operation, the low-side MOSFET sources current to the load. At the end of every clock cycle, the lowside MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET can also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.

Furthermore, if an output overload condition (as measured by the COMP pin voltage) has lasted for more than the hiccup wait time which is programmed for 256 switching cycles shown in \boxtimes 7-11, the device will shut down itself and restart after the hiccup time of 8192 cycles. The hiccup mode helps reduce the device power dissipation under severe overcurrent condition.

7.3.11 Power Good

The PGOOD pin is an open drain output. After feedback voltage of each buck is between 95% (rising) and 105% (falling) of the internal voltage reference, the PGOOD pin pull-down is de-asserted and the pin floats. It is recommended to use a pull-up resistor between the values of 10kΩ and 100kΩ to a voltage source that is 5.5V or less. The PGOOD is in a defined state after the VIN input voltage is greater than 1V, but with reduced current sinking capability. The PGOOD achieves full current sinking capability after the VIN input voltage is above UVLO threshold, which is 4.25V.

The PGOOD pin is pulled low when any feedback voltage of a buck is lower than 92.5% (falling) or greater than 107.5% (rising) of the nominal internal reference voltage. Also, the PGOOD is pulled low if the input voltage is

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=ZHCSBX0C&partnum=TPS65261)* 23

(10)

undervoltage locked up, thermal shutdown is asserted, the EN pin is pulled low or the converter is in a soft-start period.

7.3.12 Adjustable Switching Frequency

The ROSC pin can be used to set the switching frequency by connecting a resistor to GND. The switching frequency of the device is adjustable from 250KHz to 2MHz.

To determine the ROSC resistance for a given switching frequency, use 方程式 10 or the curve in 图 7-12. To reduce the solution size, set the switching frequency as high as possible, but tradeoffs of the supply efficiency and minimum controllable on time must be considered.

 ${f}_\mathsf{osc}\big(\mathsf{kHz}\big)$ = 39557 × R(k $\Omega) ^{-0.975}$

图 **7-12. ROSC versus Switching Frequency**

7.3.13 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically. The device reinitiates the power up sequence when the junction temperature drops below 140°C typically.

7.4 Device Functional Modes

7.4.1 Pulse Skipping MODE (PSM)

The TPS65261 can enter high efficiency pulse skipping mode (PSM) operation at light load current.

When a controller is enabled for PSM operation, the peak inductor current is sensed and compared with 230mA current typically. Because the integrated current comparator catches the peak inductor current only, the average load current entering PSM varies with applications and external output filters. In PSM, the sensed peak inductor current is clamped at 230mA.

When a controller operates in PSM, the inductor current is not allowed to reverse. The reverse current comparator turns off the low-side MOSFET when the inductor current reaches zero, preventing it from reversing and going negative.

Due to the delay in the circuit and current comparator tdly (typical 50ns at V_{IN} = 12V), the real peak inductor current threshold to turn off high-side power MOSFET, can shift higher depending on inductor inductance and input/output voltages. The threshold of peak inductor current to turn off high-side power MOSFET can be calculated by 方程式 11.

$$
IL_{PEAK} = 230 mA + \frac{Vin-Vout}{L} \times t dly
$$

(11)

After the charge accumulated on the Vout capacitor is more than loading need, COMP pin voltage drops to low voltage driven by the error amplifier. There is an internal comparator at the COMP pin. If COMP voltage is lower than 0.35V, the power stage stops switching to save power.

图 **7-13. PSM Current Comparator**

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The devices are triple synchronous step down dc/dc converters. They are typically used to convert a higher dc voltage to lower dc voltages with continuous available output current of 3A/2A/2A. The following design procedure can be used to select component values for the TPS65261 and TPS65261-1. This section presents a simplified discussion of the design process.

8.2 Typical Application

8.2.1 Design Requirements

This example details the design of triple synchronous step-down converter. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we start with the following known parameters:

表 **8-1. Design Parameters**

8.2.2 Detailed Design Procedure

8.2.2.1 Output Inductor Selection

To calculate the value of the output inductor, use 方程式 12. LIR is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, LIR is normally from 0.1 to 0.3 for the majority of applications.

$$
L = \frac{V_{inmax} - V_{out}}{I_o \times LIR} \times \frac{V_{out}}{V_{in max} \times f_{sw}}
$$
(12)

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from 方程式 14 and 方程式 15.

$$
I_{\text{ripple}} = \frac{V_{\text{inmax}} - V_{\text{out}}}{L} \times \frac{V_{\text{out}}}{V_{\text{inmax}} \times f_{\text{sw}}}
$$
(13)

$$
I_{Lrms} = \sqrt{\frac{2}{10} + \frac{\left(\frac{V_{out} \times (V_{inmax} - V_{out})}{V_{inmax} \times L \times f_{sw}}\right)^2}{12}}
$$
(14)

$$
I_{\text{Lpeak}} = I_{\text{out}} + \frac{I_{\text{ripple}}}{2} \tag{15}
$$

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=ZHCSBX0C&partnum=TPS65261)* 27

The TPS65261, TPS65261-1 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 10 µF of effective capacitance on the PVIN input voltage pins. In some applications, additional bulk capacitance can also be required for the PVIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must

8.2.2.2 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator cannot. This situation can occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of drop in the output voltage. 方程式 16 shows the minimum output capacitance necessary to accomplish this.

$$
C_{o} = \frac{2 \times \Delta I_{out}}{f_{sw} \times \Delta V_{out}}
$$
 (16)

Where ΔI_{out} is the change in output current, f_{sw} is the regulators switching frequency and ΔV_{out} is the allowable change in the output voltage.

方程式 17 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where f_{sw} is the switching frequency, V_{oripple} is the maximum allowable output voltage ripple, and I_{oripple} is the inductor ripple current.

$$
C_{o} > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{oripple}}{V_{oripple}}}
$$
(17)

方程式 18 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification.

$$
R_{\text{esr}} < \frac{V_{\text{oripple}}}{V_{\text{oripple}}} \tag{18}
$$

Additional capacitance de-ratings for aging, temperature and DC bias must be factored in, which increases this minimum value. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the root mean square (RMS) value of the maximum ripple current. 方程式 19 can be used to calculate the RMS ripple current the output capacitor needs to support.

 $v_{\text{counts}} = \frac{V_{\text{out}} \times (V_{\text{inmax}} - V_{\text{out}})}{42}$ inmax sw $I_{\text{corms}} = \frac{V_{\text{out}} \times (V_{\text{inmax}} - V_{\text{c}})}{V_{\text{out}} \times (V_{\text{in}} - V_{\text{c}})}$ $12 \times V_{\text{in max}} \times L \times f$ $=\frac{V_{\text{out}}\times (V_{\text{inmax}}-1)}{V_{\text{out}}}$ $\times V_{\text{inmax}} \times L \times f_{\text{sw}}$ (19)

also have a ripple current rating greater than the maximum input current ripple of The TPS65261, TPS65261-1. The input ripple current can be calculated using 方程式 20.

$$
I_{inrms} = I_{out} \times \sqrt{\frac{V_{out}}{V_{inmin}} \times \frac{(V_{inmin} - V_{out})}{V_{inmin}}}
$$
\n(20)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using 方程式 21.

$$
\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \times 0.25}{C_{\text{in}} \times f_{\text{sw}}}
$$
 (21)

8.2.2.4 Loop Compensation

The TPS65261, TPS65261-1 incorporates a peak current mode control scheme. The error amplifier is a transconductance amplifier with a gain of 300 µS. A typical type II compensation circuit adequately delivers a phase margin between 60° and 90°. C_b adds a high frequency pole to attenuate high frequency noise when needed. To calculate the external compensation components, follow these steps.

- 1. Select switching frequency f_{sw} that is appropriate for application depending on L and C sizes, output ripple, and EMI. Switching frequency between 500kHz to 1MHz gives best trade-off between performance and cost. To optimize efficiency, lower switching frequency is desired.
- 2. Set up cross over frequency, fc , which is typically between 1/5 and 1/20 of f_{sw} .
- 3. R_C can be determined by

$$
R_C = \frac{2\pi \times f c \times V o \times Co}{G_{m - EA} \times V ref \times G_{m - PS}}
$$
 (22)

Where G_{m_EA} is the error amplifier gain (300µS), G_{m_PS} is the power stage voltage to current conversion gain (7.4A/V).

4. Calculate C_C by placing a compensation zero at or before the dominant pole $f_p = \frac{1}{C_0 \times R_1 \times 2\pi}$. $\left(f_{\text{p}} = \frac{1}{C_{\text{o}} \times R_{\text{L}} \times 2\pi}\right)$

$$
C_C = \frac{R_L \times Co}{R_C} \tag{23}
$$

5. Optional C_b can be used to cancel the zero from the ESR associated with C_0 .

$$
C_b = \frac{R_{ESR} \times Co}{R_C}
$$
 (24)

o ^ L

图 **8-2. DC/DC Loop Compensation**

8.2.3 Application Curves

[TPS65261,](https://www.ti.com.cn/product/cn/tps65261?qgpn=tps65261) [TPS65261-1](https://www.ti.com.cn/product/cn/tps65261-1?qgpn=tps65261-1) [ZHCSBX0C](https://www.ti.com.cn/cn/lit/pdf/ZHCSBX0) – DECEMBER 2013 – REVISED MAY 2023 **www.ti.com.cn**

[TPS65261,](https://www.ti.com.cn/product/cn/tps65261?qgpn=tps65261) [TPS65261-1](https://www.ti.com.cn/product/cn/tps65261-1?qgpn=tps65261-1) [ZHCSBX0C](https://www.ti.com.cn/cn/lit/pdf/ZHCSBX0) – DECEMBER 2013 – REVISED MAY 2023 **www.ti.com.cn**

8.3 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.5 V and 18 V. This input power supply must be well regulated. If the input supply is located more than a few inches from the TPS65261 or TPS65261-1 converter additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 μ F is a typical choice.

8.4 Layout

8.4.1 Layout Guidelines

The TPS65261, TPS65261-1 can be laid out on 2-layer PCB, illustrated in \boxtimes [8-37.](#page-37-0)

Layout is a critical portion of good power supply design. See $\&$ [8-37](#page-37-0) for a PCB layout example. The top contains the main power traces for PVIN, VOUT, and LX. Also on the top layer are connections for the remaining pins of the TPS65261, TPS65261-1 and a large top side area filled with ground. The top layer ground area must be connected to the bottom layer ground using vias at the input bypass capacitor, the output filter capacitor and directly under the TPS65261, TPS65261-1 device to provide a thermal path from the exposed thermal pad land to ground. The bottom layer acts as ground plane connecting analog ground and power ground.

For operation at full rated load, the top side ground area together with the bottom side ground plane must provide adequate heat dissipating area. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power

supplies performance. To help eliminate these problems, the PVIN pin must be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care must be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins and the ground connections. The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric.

Because the LX connection is the switching node, the output inductor must be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The output filter capacitor ground must use the same power ground trace as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width. The small signal components must be grounded to the analog ground path.

The FB and COMP pins are sensitive to noise so the resistors and capacitors must be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown.

8.4.2 Layout Example

 \circ **VIA to Ground Plane**

图 **8-37. PCB Layout**

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Parts

9.2 接收文档更新通知

要接收文档更新通知,请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ [支持论坛](https://e2e.ti.com)是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI [的《使用条款》](https://www.ti.com/corp/docs/legal/termsofuse.shtml)。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

9.5 静电放电警告

静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI [术语表](https://www.ti.com/lit/pdf/SLYZ022) 本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the \leq 1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

ISTRUMENTS

TAPE AND REEL INFORMATION

*All dimensions are nominal

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1

www.ti.com 4-Aug-2023

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

Pack Materials-Page 2

GENERIC PACKAGE VIEW

RHB 32 VQFN - 1 mm max height

5 x 5, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

单击下面可查看定价,库存,交付和生命周期等信息

[>>TI\(德州仪器\)](https://www.oneyac.com/brand/1776.html)