



Buy







CSD16301Q2

SLPS235D-OCTOBER 2009-REVISED NOVEMBER 2016

CSD16301Q2 25-V N-Channel NexFET™ Power MOSFET

Features 1


- Ultra-Low Q_a and Q_{ad}
- Low Thermal Resistance
- Lead-Free Terminal Plating
- **RoHS** Compliant
- Halogen Free
- SON 2-mm × 2-mm Plastic Package

2 Applications


- **DC-DC Converters**
- Battery and Load Management Applications

Description 3

This 25-V, 19-mΩ, 2-mm × 2-mm SON NexFET™ power MOSFET has been designed to minimize losses in power conversion and load management applications. The 2-mm × 2-mm SON package offers excellent thermal performance for the size of the package.



R_{DS(on)} vs V_{GS}



Product Summary

T _A = 25°	С	TYPICAL VA	UNIT		
V _{DS}	Drain-to-Source Voltage	25	V		
Qg	Gate Charge Total (4.5 V)	2	nC		
Q _{gd}	Gate Charge Gate-to-Drain	0.4	nC		
		$V_{GS} = 3 V$	27		
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = 4.5 V$	23	mΩ	
		$V_{GS} = 8 V$	19		
V _{GS(th)}	Threshold Voltage 1.1				

Device Information⁽¹⁾

DEVICE QTY MEDIA PACKAGE								
CSD16301Q2	3000		SON	SHIP Tape				
CSD16301Q2T 250		7-Inch Reel	2.00-mm × 2.00-mm Plastic Package	and Reel				


(1) For all available packages, see the orderable addendum at the end of the data sheet.

T _A = 2	5°C	VALUE	UNIT		
V_{DS}	Drain-to-Source Voltage	25	V		
V_{GS}	Gate-to-Source Voltage	+10 / –8	V		
	Continuous Drain Current (Package Limited)	5			
I _D	Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$	20	А		
	Continuous Drain Current ⁽¹⁾	8.2			
I _{DM}	Pulsed Drain Current ⁽²⁾	85	А		
р	Power Dissipation ⁽¹⁾	2.5	W		
PD	Power Dissipation, $T_C = 25^{\circ}C$	25°C 15			
T _J , T _{STG}	Operating Junction, Storage Temperature	–55 to 150	°C		
E _{AS}	Avalanche Energy, Single Pulse I _D = 14 A, L = 0.1 mH, R _G = 25 Ω	10	mJ		
-49	I_{D} = 14 A, L = 0.1 mH, R_{G} = 25 Ω				

Absolute Maximum Ratings

(1) Typical $R_{\theta JA}$ = 50°C/W on a 1-in², 2-oz Cu pad on a 0.06-in thick FR4 PCB.

(2) Max R_{θ JC} = 8.4°C/W, pulse duration \leq 100 μ s, duty cycle \leq 1%.



Gate Charge

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclosing RECEVENDATA

Downloaded From Oneyac.com



2

6.2 Community Resources......7 6.3 Trademarks 7 Electrostatic Discharge Caution 7 6.4 Glossary 7 6.5 7 Mechanical, Packaging, and Orderable Information 8 7.1 7.2 Recommended Stencil Pattern 10 7.3

7.4 Q2 Tape and Reel Information..... 11

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (July 2011) to Revision D

Changed Description text	1
 Changed Q_g voltage condition from –4.5 V : to 4.5 V in <i>Product Summary</i> table 	
Added silicon limited continuous drain current to Absolute Maximum Ratings table	1
 Added max power dissipation at T_c = 25°C to Absolute Maximum Ratings table 	1
Changed Note 1 and Note 2 in Absolute Maximum Ratings table	1
 Changed R _{0JA} max from 69°C/W : to 65°C/W 	3
 Changed Figure 1 to reflect a transient R_{0JC} curve 	4
Changed the safe operating area in Figure 10 to reflect measured data	5
Added Device and Documentation Support section	7
• Changed MECHANICAL DATA section to Mechanical, Packaging, and Orderable Information section	

Changes from Revision B (April 2010) to Revision C

Changes from Revision A (December 2009) to Revision B	Page
Added title to Figure 11 - Single Pulse Unclamped Inductive Switching	
Changes from Original (October 2009) to Revision A	Page

Product Folder Links: CSD16301Q2 Downloaded From Oneyac.com

Table of Contents

Table of Con

- lable of
- 1 Features 1
- 2Applications13Description14Revision History25Specifications3
- 5.1
 Electrical Characteristics
 3

 5.2
 Thermal Information
 3

 5.3
 Typical MOSFET Characteristics
 4

 6
 Device and Documentation Support
 7
 - 6.1 Receiving Notification of Documentation Updates.... 7

TEXAS INSTRUMENTS

www.ti.com

Page

Page

CSD16301Q2 SLPS235D - OCTOBER 2009-REVISED NOVEMBER 2016

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	25			V
I _{DSS}	Drain-to-source leakage current	$V_{GS} = 0 V, V_{DS} = 20 V$			1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = +10/-8 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_{DS} = 250 \ \mu A$	0.9	1.1	1.55	V
		$V_{GS} = 3 V$, $I_{DS} = 4 A$		27	34	
R _{DS(on)}	Drain-to-source on resistance	$V_{GS} = 4.5 \text{ V}, \text{ I}_{DS} = 4 \text{ A}$		23	29	mΩ
		$V_{GS} = 8 V, I_{DS} = 4 A$		19	24	
9 _{fs}	Transconductance	V _{DS} = 15 V, I _{DS} = 4 A		16.5		S
DYNAMI	C CHARACTERISTICS					
C _{ISS}	Input capacitance			260	340	pF
C _{OSS}	Output capacitance	$V_{GS} = 0 V, V_{DS} = 12.5 V, f = 1 MHz$		165	215	pF
C _{RSS}	Reverse transfer capacitance			13	17	pF
R _g	Series gate resistance			1.3	2.6	Ω
Qg	Gate charge total (4.5 V)			2.0	2.8	nC
Q _{gd}	Gate charge gate-to-drain			0.4		nC
Q _{gs}	Gate charge gate-to-source	$v_{\rm DS} = 10$ V, $i_{\rm DS} = 4$ A		0.6		nC
Qg(th)	Gate charge at Vth			0.3		nC
Q _{OSS}	Output charge	$V_{DS} = 12.5 \text{ V}, V_{GS} = 0 \text{ V}$		3.0		nC
t _{d(on)}	Turnon delay time			2.7		ns
t _r	Rise time	V _{DS} = 12.5 V, V _{GS} = 4.5 V, I _{DS} = 4 A		4.4		ns
t _{d(off)}	Turnoff delay time	$R_G = 2 \Omega$		4.1		ns
t _f	Fall time			1.7		ns
DIODE C	CHARACTERISTICS					
V_{SD}	Diode forward voltage	I _{DS} = 4 A, V _{GS} = 0 V		0.8	1	V
Q _{rr}	Reverse recovery charge	$V_{1} = 125V_{1} = 40$ di/dt = 200 M/m		5.1		nC
t _{rr}	Reverse recovery time	V_{DD} = 12.5 V, I _F = 4 A, di/dt = 200 A/µs		11		ns


5.2 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance ⁽¹⁾			8.4	°C/W
R_{\thetaJA}	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			65	°C/W


(1) R_{θJC} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.
 (2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.





5.3 Typical MOSFET Characteristics


 $T_A = 25^{\circ}C$ (unless otherwise specified)






Typical MOSFET Characteristics (continued)


 $T_A = 25^{\circ}C$ (unless otherwise specified)





Typical MOSFET Characteristics (continued)







6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


TEXAS INSTRUMENTS

www.ti.com

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


7.1 Q2 Package Dimensions



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.




7.2 Recommended PCB Pattern



- 1. For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).
- 2. This package is designed to be soldered to a thermal pad on the board. For more information, see *QFN/SON PCB Attachment* (SLUA271).



7.3 Recommended Stencil Pattern




- 1. All linear dimensions are in millimeters.
- 2. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



CSD16301Q2 SLPS235D – OCTOBER 2009 – REVISED NOVEMBER 2016

www.ti.com

7.4 Q2 Tape and Reel Information



Notes:

- 1. Measured from centerline of sprocket hole to centerline of pocket.
- 2. Cumulative tolerance of 10 sprocket holes is ± 0.2 .
- 3. Other material available.
- 4. Typical SR of form tape Max 10⁹ OHM/SQ.
- 5. All dimensions are in mm, unless otherwise specified.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16301Q2	ACTIVE	WSON	DQK	6	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 150	1631	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)