







ZHCSK60G - OCTOBER 2005 - REVISED MARCH 2021

## 具有中断逻辑的 PCA9544A 低电压 4 通道 I<sup>2</sup>C 和 SMBus 多路复用器

## 1 特性

Ŧ

**TEXAS** 

4选1双向转换开关 •

INSTRUMENTS

- 与 I<sup>2</sup>C 总线和 SMBus 兼容
- 四个低电平有效中断输入
- 低电平有效中断输出
- 三个地址引脚, I<sup>2</sup>C 总线上最多支持八个器件 ٠
- 通过 I<sup>2</sup>C 总线选择通道
- 加电时所有开关通道取消选定
- 低 R<sub>ON</sub> 开关
- 支持在 1.8V、2.5V、3.3V 和 5V 总线间进行电压电 平转换
- 加电时无干扰
- 支持热插入
- 低待机电流
- 工作电源电压范围为 2.3V 至 5.5V
- 5.5V 耐压输入
- 0 至 400kHz 时钟频率 •
- 闩锁性能超过 100mA, 符合 JESD 78 规范
- ESD 保护性能超出 JESD 22 标准
  - 2000V 人体放电模型 (A114-A)
  - 200V 机器模型 (A115-A)
  - 1000V 充电器件模型 (C101)

### 2 应用

- 服务器
- 路由器(电信交换设备)
- 工厂自动化
- \_ 具有 I<sup>2</sup>C 从地址冲突的产品(例如,多个完全一样 的温度传感器)

### 3 说明


PCA9544A 是一款由 I2C 总线控制的 4 通道双向转换 多路复用器。SCL/SDA 上行对扩展到四个下行对,或 者通道。根据可编程控制寄存器的内容,每次可选择任 一 SCL/SDA 对。提供四个中断输入 (INT3-INT0), 每 个中断输入针对一个下行对。一个中断输出 (INT) 是四 个中断输入的与运算结果。

上电复位功能使寄存器处于缺省状态,并初始化 I2C 状态机,无需选择任何通道。

由于开关上有导通栅极,因此 VCC 引脚可用于限制将 由 PCA9544A 传递的最大电压。这允许在每个对上使 用不同的总线电压,以便 1.8V, 2.5V 或 3.3V 部件可 以在没有任何额外保护的情况下与 5V 部件通信。对于 每个通道,外部上拉电阻器将总线电压上拉至所需的电 压水平。所有 I/O 引脚均可承受 5V 电压。

器件信息							
器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)					
	TVSOP (DGV) (20)	5.00mm x 4.40mm					
PCA9544A	SOIC (DW) (20)	12.8mm x 7.50mm					
	TSSOP (PW) (20)	6.50mm × 4.40mm					
	VQFN (RGY) (20)	4.50mm x 3.50mm					

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1) 录。



简化版应用示意图





## **Table of Contents**

1	特性1	
	应用1	
	。 说明1	
	Revision History	
	Pin Configuration and Functions	
6	Specifications	Ł
	6.1 Absolute Maximum Ratings	Ł
	6.2 ESD Ratings	Ł
	6.3 Recommended Operating Conditions4	
	6.4 Thermal Information	Ł
	6.5 Electrical Characteristics	3
	6.6 I <sup>2</sup> C Interface Timing Requirements	
	6.7 Switching Characteristics	3
	6.8 Interrupt Timing Requirements	
	Parameter Measurement Information	
8	Detailed Description11	
	8.1 Overview11	
	8.2 Functional Block Diagram12	
	8.3 Feature Description	3

8.4 Device Fun	ctional Modes	13
8.5 Programmi	ng	. 13
	ap	
	formation Disclaimer	
	Information	
	olication	
	y Recommendations	
	Reset Requirements	
	idelines	
	ample	
	ocumentation Support	
	Notification of Documentation Updates	
12.2 支持资源.	·	25
	ks	
	波 <u>上</u>	
144 8701 81		
	Packaging, and Orderable	20
		25


## **4 Revision History**

С	hanges from Revision F (August 2019) to Revision G (March 2021)	Page
•	Changed the PW packgae values in the Thermal Information table	4
•	Added the RGY package values in the Thermal Information table	4
•	Changed the V <sub>PORR</sub> row in the <i>Electrical Characteristics</i>	6
•	Added V <sub>PORF</sub> row to the <i>Electrical Characteristics</i>	6
•	Changed the I <sub>CC</sub> Low inputs and High inputs values in the <i>Electrical Characteristics</i>	6
•	Changed the △ I <sub>CC</sub> (INT3 - INT0) MAX values From: 15 µA To: 20 µA in the <i>Electrical Characteristics</i>	6
•	Changed the Application Curves	21
•	Changed the Power Supply Recommendations	22

С	hanges from Revision E (June 2014) to Revision F (August 2019)	Page
•	将文本从 "PCA9544A 是一款四路双向转换开关" 更改为 "PCA9544A 是一款 4 通道双向转换多路复用	器"
	(在说明 中)。	1
•	更改了器件信息表	
•	Deleted the RGW, GQN, and ZQN packages from the Pin Configuration and Functions section	3
•	Moved T <sub>stg</sub> to the Absolute Maximum Ratings	4
•	Changed the Handling Ratings table to ESD Ratings table	
•	Added the Thermal Information table	4
•	Changed the first paragraph of the Overview section	11
•	Changed text From: "bidirectional translating switch" To: "bidirectional translating multiplexer"	13
•	Changed text from: "One or several SCn/SDn downstream pairs or channels, are selected" To: "Only or	ne
	SCn/SDn downstream pair, or channel, can be selected" in the Control Register Definition section	16
•	Deleted sentence: "If multiple switches will be enabled" from the second paragraph of the Application	
	Information section	18
С	hanges from Revision D (February 2008) to Revision E (June 2014)	Page



## **5** Pin Configuration and Functions






图 5-2. RGY Package, VQFN (20 Pins), Top View

#### 表 5-1. Pin Functions

PI	1	FUNCTION
NO.	NAME	FUNCTION
1	A0	Address input 0. Connect directly to V <sub>CC</sub> or ground.
2	A1	Address input 1. Connect directly to V <sub>CC</sub> or ground.
3	A2	Address input 2. Connect directly to V <sub>CC</sub> or ground.
4	INTO	Active-low interrupt input 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
5	SD0	Serial data 0. Connect to $V_{DPU0}$ <sup>(1)</sup> through a pull-up resistor.
6	SC0	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
7	INT1	Active-low interrupt input 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
8	SD1	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
9	SC1	Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
10	GND	Ground
11	INT2	Active-low interrupt input 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
12	SD2	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
13	SC2	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
14	INT3	Active-low interrupt input 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
15	SD3	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
16	SC3	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
17	INT	Active-low interrupt output. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.
18	SCL	Serial clock line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.
19	SDA	Serial data line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.
20	VCC	Supply power

 V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPUM</sub> is the master I<sup>2</sup>C reference voltage while V<sub>DPU0</sub>-V<sub>DPU3</sub> are the slave channel reference voltages.

## **6** Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	- 0.5	7	V
VI	Input voltage range <sup>(2)</sup>	- 0.5	7	V
l <sub>l</sub>	Input current		±20	mA
lo	Output current		±25	mA
	Continuous current through V <sub>CC</sub>		±100	mA
	Continuous current through GND		±100	mA
P <sub>tot</sub>	Total power dissipation		400	mW
T <sub>A</sub>	Operating free-air temperature range	- 40	85	°C
T <sub>stg</sub>	Storage temperature range	- 60	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings

			MIN	MAX	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

See (1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	5.5	V
VIH	High lovel input veltage	SCL, SDA	0.7 × V <sub>CC</sub>	6	V
	High-level input voltage	A2 - A0, INT3 - INT0	$0.7 \times V_{CC}$	V <sub>CC</sub> + 0.5	v
VIL	Low-level input voltage	SCL, SDA	- 0.5	0.3 × V <sub>CC</sub>	V
		A2 - A0, ĪNT3 - ĪNT0	- 0.5	0.3 × V <sub>CC</sub>	v
T <sub>A</sub>	Operating free-air temperature	· ·	- 40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

#### **6.4 Thermal Information**

		PCA9544A				
		DGV	DW	PW	RGY	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	
R <sub>0 JA</sub>	R <sub>0JA</sub> Junction-to-ambient thermal resistance		58	118.2	62.7	°C/W
R <sub>0 JC(top)</sub>	Junction-to-case (top) thermal resistance	43.9	41.9	62.7	60.5	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	64.5	40.3	69.3	39.5	°C/W
ΨJT	Junction-to-top characterization parameter	4.2	18.1	7.7	7.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	63.6	40	68.8	39.8	°C/W



### 6.4 Thermal Information (continued)

	THERMAL METRIC <sup>(1)</sup> DGV           20 PINS         Junction-to-case (bottom) thermal resistance         n/a	PCA9				
	THERMAL METRIC <sup>(1)</sup>		DW	PW	RGY	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	
R <sub>0</sub> JC(bot)	R <sub>9 JC(bot)</sub> Junction-to-case (bottom) thermal resistance		n/a	n/a	26.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



### **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST	CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>PORR</sub>	Power-on reset v rising <sup>(2)</sup>	oltage, V <sub>CC</sub>	No load,	$V_{I} = V_{CC}$ or GND			1.2	1.5	V
V <sub>PORF</sub>	Power-on reset v falling <sup>(2)</sup>	oltage, V <sub>CC</sub>	No load,	V <sub>I</sub> = V <sub>CC</sub> or GND		0.8	1		V
					5 V		3.6		
					4.5 V to 5.5 V	2.6		4.5	
V <sub>pass</sub>	Switch output vol		V <sub>SWin</sub> = V <sub>CC</sub> ,	$I_{SWout} = -100$	3.3 V		1.9		V
v pass	Switch output voltage		VSWin - VCC,	μA	3 V to 3.6 V	1.6		2.8	v
I <sub>ОН</sub>					2.5 V		1.5		
					2.3 V to 2.7 V	1.1		2	
I <sub>OH</sub>	INT		V <sub>O</sub> = V <sub>CC</sub>		2.3 V to 5.5 V			10	μA
	001 054		V <sub>OL</sub> = 0.4 V			3	7		
I <sub>OL</sub>	SCL, SDA		V <sub>OL</sub> = 0.6 V		2.3 V to 5.5 V	6	10		mA
	INT		V <sub>OL</sub> = 0.4 V			3	7		
	SCL, SDA							±1	
	SC3 - SC0, SD3	- SD0	_					±1	
l <sub>l</sub>	A2 - A0		$-V_{I} = V_{CC}$ or GNE	0	2.3 V to 5.5 V			±1	μA
			_					±1	
		f <sub>SCL</sub> = 100 kHz V					3	12	
			$V_I = V_{CC} \text{ or } GND,  I_O = 0$		5.5 V 3.6 V		3	11	
					2.7 V		3	10	
	Standby mode	Low inputs			5.5 V		1.6	2	μA
I <sub>CC</sub>			V <sub>I</sub> = GND,	I <sub>O</sub> = 0	3.6 V		1	1.3	
					2.7 V		0.7	1.1	
			$V_{I} = V_{CC},$ $I_{O} = 0$		5.5 V		1.6	2	
				3.6 V		1.0	1.3		
				10 - 0	2.7 V		0.7	1.1	
			One INT3 - INT Other inputs at V	0 input at 0.6 V,	2.1 V		8	20	
$\Delta I_{CC}$	Supply-current	INT3 - INTO		0 input at V <sub>CC</sub> - 0.6	2.3 V to 5.5 V		8	20	μA
	cnange		SCL or SDA inp Other inputs at V				8	15	
		SCL, SDA	SCL or SDA inp Other inputs at V	uts at V <sub>CC</sub> <sup>_</sup> 0.6 V, V <sub>CC</sub> or GND			8	15	
0	A2 - A0	A2 - A0			2.2  V to $5.5  V$		4.5	6	~ <b>~</b>
Ci	INT3 - INTO		$-V_{I} = V_{CC}$ or GNE		2.3 V to 5.5 V		4.5	6	pF
<b>a</b> (0)	SCL, SDA						15	19	_
C <sub>io(OFF)</sub> <sup>(3)</sup>	SC3 - SC0, SD3 - SD0		$-V_{I} = V_{CC}$ or GND, Switch OFF	J, Switch OFF	2.3 V to 5.5 V		6	8	pF
					4.5 V to 5.5 V	4	10	16	
R <sub>ON</sub>	Switch-on resista	nce	$V_0 = 0.4 V,$	$V_{\rm O} = 0.4 \text{ V}, \qquad I_{\rm O} = 15 \text{ mA}$	3 V to 3.6 V	5	13	20	Ω
			V <sub>O</sub> = 0.4 V,	V <sub>O</sub> = 0.4 V, I <sub>O</sub> = 10 mA		7	16	45	

All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V<sub>CC</sub>), T<sub>A</sub> = 25°C. The power-on reset circuit resets the I<sup>2</sup>C bus logic when V<sub>CC</sub> < V<sub>PORF</sub>. (1)

(2)



(3)  $C_{io(ON)}$  depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.

## 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

			STANDARD I <sup>2</sup> C BL		FAST-MOL I <sup>2</sup> C BUS		UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μ <b>s</b>
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μ <b>s</b>
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0 <sup>(1)</sup>		0 <sup>(1)</sup>		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns	
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time (10-pF to 400-p	oF bus)		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop an	d start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start conditio	n setup	4.7		0.6		μ <b>s</b>
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start conditio	n hold	4		0.6		μ <b>s</b>
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		0.6		μ <b>s</b>
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(3)</sup>	SCL low to SDA output low valid		1		1	μ <b>s</b>
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(3)</sup>	SCL low to SDA output high valid		0.6		0.6	μ <b>S</b>
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400		400	pF

(1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

(2)  $C_b$  = total bus capacitance of one bus line in pF

(3) Data taken using a  $1-k\Omega$  pull-up resistor and 50-pF load (see  $\mathbb{R}$  7-1).

## 6.7 Switching Characteristics

over recommended operating free-air temperature range,  $C_L \leq 100 \text{ pF}$  (unless otherwise noted) (see  $\boxed{8}$  7-1)

	PARAMET	ER	FROM (INPUT)	TO (OUTPUT)	MIN N	AX	UNIT
t <sub>pd</sub> (1)	Propagation delay time	R <sub>ON</sub> = 20 Ω, C <sub>L</sub> = 15 pF	SDA or SCL	SDn or SCn		0.3	ns
<sup>1</sup> pd	T Topagation delay time	R <sub>ON</sub> = 20 Ω, C <sub>L</sub> = 50 pF	SDA 01 SCL			1	115
t <sub>iv</sub>	Interrupt valid time <sup>(2)</sup>		INTn	INT		4	μs
t <sub>ir</sub>	Interrupt reset delay time <sup>(2)</sup>	)	INTn	INT		2	μs

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

(2) Data taken using a 4.7-k $\Omega$  pull-up resistor and 100-pF load (see  $\mathbb{X}$  7-2).

## 6.8 Interrupt Timing Requirements


over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t	PWRL Low-level pulse duration rejection of INTn inputs <sup>(1)</sup>	1		μ <b>s</b>
t	PWRH High-level pulse duration rejection of INTn inputs <sup>(1)</sup>	0.5		μs


(1) Data taken using a 4.7-k $\Omega$  pull-up resistor and 100-pF load (see 8 7-2).




### 7 Parameter Measurement Information



#### I<sup>2</sup>C-Port Load Configuration




BYTE	DESCRIPTION
1	$I^2C$ address + $R/\overline{W}$
2	Control register data




Voltage Waveforms

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>r</sub>  $\leq$  30 ns
- C. The outputs are measured one at a time, with one transition per measurement.

#### 图 7-1. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms



Interrupt Load Configuration



A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns

图 7-2. Interrupt Load Circuit and Voltage Waveforms



## 8 Detailed Description

### 8.1 Overview

The PCA9544A is a 4-channel, bidirectional translating  $I^2C$  multiplexer. The master SCL/SDA signal pair is directed to one of the four channels of slave devices, SC0/SD0-SC3/SD3. Only one individual downstream channel can be selected of the four channels at a time. The PCA9544A also supports interrupt signals in order for the master to detect an interrupt on the  $\overline{INT}$  output pin that can result from any of the slave devices connected to the  $\overline{INT3}$ -  $\overline{INT0}$  input pins.


The device can be reset by cycling the power supply,  $V_{CC}$ , also known as a power-on reset (POR), which resets the state machine and allows the PCA9544A to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. A POR event causes all channels to be deselected.

The connections of the  $I^2C$  data path are controlled by the same  $I^2C$  master device that is switched to communicate with multiple  $I^2C$  slaves. After the successful acknowledgment of the slave address (hardware selectable by A0-A2 pins), a single 8-bit control register is written to or read from to determine the selected channels and state of the interrupts.

The PCA9544A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



## 8.2 Functional Block Diagram







### 8.3 Feature Description

The PCA9544A is a 4-channel, bidirectional translating multiplexer for  $I^2C$  buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The PCA9544A features  $I^2C$  control using a single 8-bit control register in which the three least significant bits control the enabling and disabling of the 4 switch channels of  $I^2C$  data flow. The PCA9544A also supports interrupt signals for each slave channel and this data is held in the four most significant bits of the control register. Depending on the application, voltage translation of the  $I^2C$  bus can also be achieved using the PCA9544A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the  $I^2C$  bus enters a fault state, the PCA9544A can be reset to resume normal operation by means of a power-on reset which results from cycling power to the device.

### 8.4 Device Functional Modes

#### 8.4.1 Power-On Reset

When power is applied to V<sub>CC</sub>, an internal power-on reset holds the PCA9544A in a reset condition until V<sub>CC</sub> has reached V<sub>POR</sub>. At this point, the reset condition is released, and the PCA9544A registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V<sub>CC</sub> must be lowered below V<sub>POR</sub> to reset the device.

#### 8.5 Programming

### 8.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see 8 - 1).





图 8-1. Bit Transfer


Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see 88-2).








A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see 8-3).



#### 图 8-3. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an acknowledge (ACK) after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see 😤 8-4). Setup and hold times must be taken into account.



#### 图 8-4. Acknowledgment on the I<sup>2</sup>C Bus

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.

Data is transmitted to the PCA9544A control register using the write mode shown in 🛽 8-5.






图 8-5. Write Control Register

Data is read from the PCA9544A control register using the read mode shown in 🛽 8-6.




图 8-6. Read Control Register

### 8.6 Register Map

#### 8.6.1 Control Register

#### 8.6.1.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the PCA9544A is shown in 🕅 8-7. To conserve power, no internal pull-up resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low.




图 8-7. PCA9544A Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

#### 8.6.1.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the PCA9544A, which is stored in the control register. If multiple bytes are received by the PCA9544A, it saves the last byte received. This register can be written and read via the  $l^2C$  bus.






图 8-8. Control Register

#### 8.6.1.3 Control Register Definition

Only one SCn/SDn downstream pair, or channel, can be selected by the contents of the control register (see **8-1**). This register is written after the PCA9544A has been addressed. The three LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the l<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur right after the acknowledge cycle.

表 8-1. Control Register Write	(Channel Selection).	<b>Control Register R</b>	Read (Channel S	tatus) <sup>(1)</sup>
	(,,,			

		- 3			· //	J					
INT3	INT2	INT1	<b>INTO</b>	D3	B2	B1	B0	COMMAND			
Х	Х	Х	Х	Х	0	Х	Х	No channel selected			
Х	Х	Х	Х	Х	1	0	0	Channel 0 enabled			
Х	Х	Х	Х	Х	1	0	1	Channel 1 enabled			
Х	Х	Х	Х	Х	1	1	0	Channel 2 enabled			
Х	Х	Х	Х	Х	1	1	1	Channel 3 enabled			
0	0	0	0	0	0	0	0	No channel selected, power-up default state			

(1) Only one channel may be selected at a time.



#### 8.6.1.4 Interrupt Handling

The PCA9544A provides four interrupt inputs (one for each channel) and one open-drain interrupt output. When an interrupt is generated by any device, it is detected by the PCA9544A, and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register (see  $\frac{1}{5}$  8-2).

Bits 4 – 7 of the control register correspond to channels 0 – 3 of the PCA9544A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 causes bit 4 of the control register to be set on the read. The master then can address the PCA9544A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master can reconfigure the PCA9544A to select this channel and locate the device generating the interrupt and clear it. Once the device responsible for the interrupt clears, the interrupt clears.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs can be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to V<sub>CC</sub>.

INT2	INT1	<b>INTO</b>	D3	B2	B1	B0	COMMAND						
Y	Y	0	×	×	v	v	No interrupt on channel 0						
^	~	1	~	~	^	^	Interrupt on channel 0						
v	0	v	×	×	~	v	No interrupt on channel 1						
^	1	^	^	^	^	X	Interrupt on channel 1						
0	V	V	V	V	×	v	No interrupt on channel 2						
1	^	^	~	~	^	^	Interrupt on channel 2						
V	V	v	V	V	×	v	No interrupt on channel 3						
~	~	X	X	X	X		Interrupt on channel 3						
	INT2           X           0           1           X	X X X 0 1 0 X 1 X	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						

表 8-2. Control Register Read (Interrupt)<sup>(1)</sup>

(1) Several interrupts can be active at the same time. For example, INT3 = 0, INT2 = 1, INT1 = 1, INT0 = 0 means that there is no interrupt on channels 0 and 3, and there is interrupt on channels 1 and 2.



## **9** Application Information Disclaimer

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

Applications of the PCA9544A contain an  $I^2C$  (or SMBus) master device and up to four  $I^2C$  slave devices. The downstream channels are ideally used to resolve  $I^2C$  slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the  $I^2C$  master can move on and read the next channel.


In an application where the I<sup>2</sup>C bus contains many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels.


#### 9.2 Typical Application

A typical application of the PCA9544A contains anywhere from 1 to 5 separate data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU3}$ ). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage,  $V_{pass} = V_{DPUX}$ . Once the maximum  $V_{pass}$  is known,  $V_{cc}$  can be selected using Pass-Gate Voltage ( $V_{pass}$ ) vs Supply Voltage ( $V_{CC}$ ) at Three Temperature Points. In an application where voltage translation is necessary, additional design requirements must be considered (See *Design Requirements*).

图 9-1 shows an application in which the PCA9544A can be used.









#### 9.2.1 Design Requirements

The pull-up resistors on the INT3- INT0 terminals in the application schematic are not required in all applications. If the device generating the interrupt has an open-drain output structure or can be tri-stated, a pull-up resistor is required. If the device generating the interrupt has a push-pull output structure and cannot be tri-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating in the application.

The A0 and A1 terminals are hardware selectable to control the slave address of the PCA9544A. These terminals may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels are activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the master side are the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the PCA9544A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.

Pass-Gate Voltage (V<sub>pass</sub>) vs Supply Voltage (V<sub>CC</sub>) at Three Temperature Points shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the *Electrical Characteristics* section of this data sheet). In order for the PCA9544A to act as a voltage translator, the V<sub>pass</sub> voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V<sub>pass</sub> must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Pass-Gate Voltage (V<sub>pass</sub>) vs Supply Voltage (V<sub>CC</sub>) at Three Temperature Points, V<sub>pass(max)</sub> is 2.7 V when the PCA9544A supply voltage is 4 V or lower, so the PCA9544A supply voltage could be set to 3.3 V. pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see § 9-1).

#### 9.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL,(max)}$ , and  $I_{OL}$ :

$$\mathsf{R}_{\mathsf{p}(\mathsf{min})} = \frac{\mathsf{V}_{\mathsf{DPUX}} - \mathsf{V}_{\mathsf{OL}(\mathsf{max})}}{\mathsf{I}_{\mathsf{OL}}} \tag{1}$$


The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$ :

$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{\mathsf{t}_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the PCA9544A,  $C_{io(OFF)}$ , the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels are activated simultaneously, each of the slaves on all channels contributes to total bus capacitance.



#### 9.2.3 Application Curves





## 10 Power Supply Recommendations

### **10.1 Power-On Reset Requirements**

In the event of a glitch or data corruption, PCA9544A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in 图 10-1 and 图 10-2.




图 10-1. V<sub>CC</sub> Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To V<sub>CC</sub>




图 10-2. V<sub>CC</sub> Is Lowered Below The Por Threshold, Then Ramped Back Up To V<sub>CC</sub>

表 10-1 specifies the performance of the power-on reset feature for PCA9544A for both types of power-on reset.

	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC_FT</sub>	Fall rate	See 图 10-1	1		100	ms
V <sub>CC_RT</sub>	Rise rate	See 图 10-1	0.01		100	ms
V <sub>CC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See 图 10-1	0.001			ms
V <sub>CC_TRR_POR50</sub>	Time to re-ramp (when V <sub>CC</sub> drops to V <sub>POR_MIN</sub> $-$ 50 mV)	See 图 10-2	0.001			ms
V <sub>CC_GH</sub>	Level that V <sub>CCP</sub> can glitch down to, but not cause a functional disruption when V <sub>CCX_GW</sub> = 1 $\mus$	See 图 10-3			1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH}$ = 0.5 × $V_{CCx}$	See 图 10-3				μs
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.767		1.144	V
V <sub>PORR</sub>	Voltage trip point of POR on rising $V_{CC}$		1.033		1.428	V

表 10-1. Recommended Supply Sequencing And Ramp Rates<sup>(1)</sup>

(1)  $T_A = -40^{\circ}C$  to 85°C (unless otherwise noted)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and the device impedance are factors that affect power-on reset performance.  $\boxtimes$  10-3 and  $\stackrel{}{_{\sim}}$  10-1 provide more information on how to measure these specifications.





图 10-3. Glitch Width And Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V<sub>CC</sub> being lowered to or from 0. [8] 10-4 and  $\gtrsim$  10-1 provide more details on this specification.




图 10-4. V<sub>POR</sub>




## 11 Layout

### **11.1 Layout Guidelines**

For PCB layout of the PCA9544A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and terminals that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC terminal, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$ ,  $V_{DPU0}$ ,  $V_{DPU1}$ ,  $V_{DPU2}$ , and  $V_{DPU3}$  may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn, SDn and INTn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).



#### 11.2 Layout Example



## 12 Device and Documentation Support

#### **12.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.5 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

### 13 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most current data available for the designated devices. This data is subject to change without notice and revision of this document. The following packaging information and addendum reflect the most current data available for the designated devices. This data is subject to change without notice and revision of this document.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material (6)	(3)		(4/5)	
PCA9544ADGVR	LIFEBUY	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	
PCA9544ADW	LIFEBUY	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9544A	
PCA9544ADWR	LIFEBUY	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9544A	
PCA9544APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	Samples
PCA9544APWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD544A	Samples
PCA9544ARGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD544A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

## PACKAGE OPTION ADDENDUM

14-Apr-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

#### TAPE AND REEL INFORMATION

STRUMENTS





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina											-	
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9544ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9544ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
PCA9544APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
PCA9544APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
PCA9544ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

Pack Materials-Page 1



www.ti.com

# PACKAGE MATERIALS INFORMATION

22-Feb-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9544ADGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
PCA9544ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
PCA9544APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
PCA9544APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
PCA9544ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0

Pack Materials-Page 2

## TEXAS INSTRUMENTS

www.ti.com

22-Feb-2023

### TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
PCA9544ADW	DW	SOIC	20	25	507	12.83	5080	6.6

Pack Materials-Page 3

## **GENERIC PACKAGE VIEW**


## VQFN - 1 mm max height

PLASTIC QUAD FGLATPACK - NO LEAD

3.5 x 4.5, 0.5 mm pitch

**RGY 20** 

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225264/A

# **DW0020A**



# **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.

# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




# **PW0020A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

# PW0020A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0020A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)