











SN74CBTLV3257

SCDS040M - DECEMBER 1997-REVISED JULY 2018

# SN74CBTLV3257 Low-Voltage 4-Bit 1-of-2 FET Multiplexer/Demultiplexer

### **Features**

- 5-Ω Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

## Applications

- Internet of Things
- Wireless Headphones
- **Television Set**
- 4-Bit Bus Multiplexing and Demultiplexing

## 3 Description

The SN74CBTLV3257 device is a 4-bit 1-of-2 highspeed FET multiplexer/demultiplexer. The low onstate resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) input controls the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable (OE) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.


To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74CBTLV3257DBQ	SSOP (16)	4.90 mm × 3.90 mm
SN74CBTLV3257PW	TSSOP (16)	5.00 mm × 4.40 mm
SN74CBTLV3257DGV	TVSOP (16)	3.60 mm × 4.40 mm
SN74CBTLV3257D	SOIC (16)	9.90 mm × 3.91 mm
SN74CBTLV3257RGY	VQFN (16)	4.00 mm × 3.50 mm
SN74CBTLV3257RSV	UQFN (16)	2.60 mm × 1.80 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the datasheet.

## Simplified Schematic (Each FET Switch)





## **Table of Contents**

1	Features 1		8.4 Device Functional Modes	8
2	Applications 1	9	Application and Implementation	9
3	Description 1		9.1 Application Information	9
4	Revision History2		9.2 Typical Application	9
5	Pin Configuration and Functions3	10	Power Supply Recommendations	10
6	Specifications5	11	Layout	11
-	6.1 Absolute Maximum Ratings5		11.1 Layout Guidelines	. 11
	6.2 ESD Ratings		11.2 Layout Example	. 11
	6.3 Recommended Operating Conditions 5	12	Device and Documentation Support	12
	6.4 Thermal Information		12.1 Documentation Support	. 12
	6.5 Electrical Characteristics		12.2 Receiving Notification of Documentation Updates	12
	6.6 Switching Characteristics 6		12.3 Community Resources	. 12
7	Parameter Measurement Information		12.4 Trademarks	12
8	Detailed Description 8		12.5 Electrostatic Discharge Caution	. 12
	8.1 Overview 8		12.6 Glossary	12
	8.2 Functional Block Diagram 8	13	3,	
	8.3 Feature Description 8		Information	12
	·			

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Cł	nanges from Revision L (October 2016) to Revision M	Page
•	Changed the pin images appearance	3
•	Changed the Thermal Information table	5
Cł	nanges from Revision K (April 2015) to Revision L	Page
•	Added TSSOP (16) to Device Information table	1
•	Added Junction temperature, T <sub>J</sub> in <i>Absolute Maximum Ratings</i>	5
•	Changed wording in Detailed Design Procedure to clarify device operation	10
•	Added Receiving Notification of Documentation Updates section and Community Resources section	12
Cł	nanges from Revision J (December 2012) to Revision K	Page
•	Removed Ordering Information table, see Mechanical, Packaging, and Orderable Information	
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Added Applications.	
<u>•</u>	Added Device Information table.	1
Cł	nanges from Revision I (October 2003) to Revision J	Page
•	Added QFN ordering info and package pinout	1




## 5 Pin Configuration and Functions

D, DBQ, DGV, and PW Package 16-Pin SOIC, SSOP, TVSOP, and TSSOP (Top View)











## **Pin Functions**

PIN						
NAME	SOIC, SSOP, TVSOP, TSSOP, VQFN	UQFN	I/O	DESCRIPTION		
1A	4	2	I/O	Channel 1 out/in common		
1B1	2	16	I/O	Channel 1 in/out 1		
1B2	3	1	I/O	Channel 1 in/out 2		
2A	7	5	I/O	Channel 2 out/in common		
2B1	5	3	I/O	Channel 2 in/out 1		
2B2	6	4	I/O	Channel 2 in/out 2		
3A	9	7	I/O	Channel 3 out/in common		
3B1	11	9	I/O	Channel 3 in/out 1		
3B2	10	8	I/O	Channel 3 in/out 2		
4A	12	10	I/O	Channel 4 out/in common		
4B1	14	12	I/O	Channel 4 in/out 1		
4B2	13	11	I/O	Channel 4 in/out 2		
GND	8	6	_	Ground		
ŌĒ	15	13	I	Output Enable, active low		
S	1	15	I	Select		
V <sub>CC</sub>	16	14	_	Power		



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	4.6	V
VI	Input voltage <sup>(2)</sup>		-0.5	4.6	V
	Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I/O</sub> < 0		-50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		,			
			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	3.6	V
.,	/ LEab level control Country library	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		
$V_{IH}$	High-level control input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		V
.,	/ <sub>IL</sub> Low-level control input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	
$V_{IL}$		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	_ V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*SCBA004.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>			SN74CBTLV3257					
			DBQ	DGV	PW	RGY	UNIT	
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86.7	112.4	123.1	110.9	43.8	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.8	63.6	48.7	45.8	57.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	43.7	54.8	54.9	56.0	21.4	°C/W	
ψJΤ	Junction-to-top characterization parameter	12.3	17.0	5.2	5.4	1.7	°C/W	
ψJΒ	Junction to baord characterization parameter	43.5	54.4	54.3	55.4	21.5	°C/W	
$\begin{matrix} R_{\theta JC(botto} \\ m \end{matrix}$	Junction-to-case (bottom) thermal resistance	-	-	-	-	9.7	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>		$V_{CC} = 3 V$ ,	I <sub>I</sub> = -18 mA				-1.2	V
I <sub>I</sub>		$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND				±1	μΑ
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 3.6 V				15	μΑ
I <sub>CC</sub>		$V_{CC} = 3.6 \text{ V},$	$I_{O} = 0$ ,	$V_I = V_{CC}$ or GND			10	μΑ
$\Delta I_{CC}^{(2)}$	Control	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			300	μΑ
Ci	inputs	V <sub>I</sub> = 3 V or 0				3		pF
(	A port	V 2 V 2 2 0	<del>or</del> v	OF V		10.5		~F
$C_{io(OFF)}$	B port	$V_{O} = 3 \text{ V or } 0,$ $\overline{OE} = V_{CC}$		* VCC		5.5		pF
			V 0	I <sub>I</sub> = 64 mA		5	8	
	$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	$V_1 = 0$	I <sub>I</sub> = 24 mA		5	8		
" (3)		111 at v <sub>CC</sub> = 2.5 v	V <sub>I</sub> = 1.7 V	I <sub>I</sub> = 15 mA		27	40	Ω
r <sub>on</sub> (3)	V 0	$I_I = 64 \text{ mA}$		5	5 7	12		
		V <sub>CC</sub> = 3 V	$V_I = 0$	I <sub>I</sub> = 24 mA		5	7	
			V <sub>I</sub> = 2.4 V	I <sub>I</sub> = 15 mA		10	15	

## 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (See Figure 1)


PARAMETER	DARAMETER FROM (INDUT) TO (OUT		$V_{CC} = 2.5 \pm$	<sub>CC</sub> = 2.5 ± 0.2 V		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	
PARAMETER	FROM (INPUT) TO (OUTPUT)	MIN	MAX	MIN	MAX	UNIT	
	A or B <sup>(1)</sup>	B or A		0.15		0.25	20
t <sub>pd</sub>	S	A or B	1.8	6.1	1.8	5.3	ns
t <sub>en</sub>	S	A or B	1.7	6.1	1.7	5.3	ns
t <sub>dis</sub>	S	A or B	1	4.8	1	4.5	ns
t <sub>en</sub>	ŌĒ	A or B	1.9	5.6	2	5	ns
t <sub>dis</sub>	ŌĒ	A or B	1	5.5	1.6	5.5	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

All typical values are at V<sub>CC</sub> = 3.3 V (unless otherwise noted), T<sub>A</sub> = 25°C.
 This is the increase in supply current for each input that is at the specified voltage level, rather than V<sub>CC</sub> or GND.
 Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.





### 7 Parameter Measurement Information




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2 × V <sub>CC</sub>
tPHZ/tPZH	GND


V <sub>CC</sub>	CL	RL	${f v}_{\Delta}$
2.5 V ± 0.2 V	30 pF	<b>500</b> Ω	0.15 V
3.3 V ± 0.3 V	50 pF	<b>500</b> Ω	0.3 V





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## 8 Detailed Description

#### 8.1 Overview


The SN74CBTLV3257 device is a 4-bit 1-of-2 high-speed FET multiplexer and demultiplexer. The low ON-state resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) <u>input</u> controls the data flow. The FET multiplexers and demultiplexers are disabled when the output-enable  $(\overline{OE})$  input is high.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## 8.2 Functional Block Diagram



### 8.3 Feature Description

The SN74CBTLV3257 features  $5-\Omega$  switch connection between ports, allowing for low signal loss across the switch. Rail-to-rail switching on data I/O allows for full voltage swing outputs. I<sub>off</sub> supports partial-power-down mode operation, protecting the chip from voltages at output ports when it is not powered on. Latch-up performance exceeds 100 mA per JESD 78, Class II.

### 8.4 Device Functional Modes

Table 1 shows the functional modes of SN74CBTLV3257.

**Table 1. Function Table** 

INPUTS		FUNCTION					
ŌĒ	S	FUNCTION					
L	L	A port = B1 port					
L	Н	A port = B2 port					
Н	X	Disconnect					

Submit Documentation Feedback

Copyright © 1997–2018, Texas Instruments Incorporated



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SN74CBTLV3257 can be used to multiplex and demultiplex up to 4 channels simultaneously in a 2:1 configuration. The application shown here is a 4-bit bus being multiplexed between two devices. the OE and S pins are used to control the chip from the bus controller. This is a very generic example, and could apply to many situations. If an application requires less than 4 bits, be sure to tie the A side to either high or low on unused channels.

## 9.2 Typical Application




Figure 2. Typical Application of the SN74CBTLV3257

#### 9.2.1 Design Requirements

- Recommended Input Conditions:
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in Recommended Operating Conditions.
  - Inputs and outputs are overvoltage tolerant slowing them to go as high as 4.6 V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions:
  - Load currents should not exceed ±128 mA per channel.
- 3. Frequency Selection Criterion:
  - Maximum frequency tested is 200 MHz.

Submit Documentation Feedback



## **Typical Application (continued)**

 Added trace resistance/capacitance can reduce maximum frequency capability; use layout practices as directed in Layout.

### 9.2.2 Detailed Design Procedure

The 4-bit bus is connected directly to the 1A, 2A, 3A, and 4A ports (known as the xA port) on the SN74CBTLV3257, which essentially splits it into two busses, coming out of the xB1 and xB2 ports. When S is high, xB2 is the active bus, and when S is low, xB1 is the active bus. This means that Device 2 is connected to the bus controller when S is high, and Device 1 is connected to the bus controller when S is low. This setup is especially useful when two devices are hard coded with the same address and only one bus is available. The OE connection can be used to disconnect all devices from the bus controller if necessary.

The 0.1- $\mu$ F capacitor on  $V_{CC}$  is a decoupling capacitor and should be placed as close as possible to the device.

## 9.2.3 Application Curve




Figure 3. Propagation Delay ( $t_{pd}$ ) Simulation Result at  $V_{CC} = 2.5 \text{ V}$ 

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If multiple pins are labeled  $V_{CC}$ , then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each  $V_{CC}$  because the  $V_{CC}$  pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



## 11 Layout

### 11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

## 11.2 Layout Example




Figure 4. Trace Example



## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- Selecting the Right Texas Instruments Signal Switch, SZZA030

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback



10-Dec-2020

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74CBTLV3257PWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL257	Samples
74CBTLV3257PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL257	Samples
74CBTLV3257RGYRG4	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL257	Samples
SN74CBTLV3257D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3257	Samples
SN74CBTLV3257DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL257	Samples
SN74CBTLV3257DE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3257	Samples
SN74CBTLV3257DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL257	Samples
SN74CBTLV3257DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3257	Samples
SN74CBTLV3257DRE4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV3257	Samples
SN74CBTLV3257PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL257	Samples
SN74CBTLV3257PWE4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL257	Samples
SN74CBTLV3257PWG4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CL257	Samples
SN74CBTLV3257PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	CL257	Samples
SN74CBTLV3257RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CL257	Samples
SN74CBTLV3257RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTR	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

### PACKAGE OPTION ADDENDUM



10-Dec-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74CBTLV3257:

Enhanced Product: SN74CBTLV3257-EP

NOTE: Qualified Version Definitions:

Enhanced Product - Supports Defense, Aerospace and Medical Applications



www.ti.com 3-Aug-2021

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74CBTLV3257PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTLV3257DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN74CBTLV3257DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74CBTLV3257DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74CBTLV3257PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTLV3257PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CBTLV3257RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74CBTLV3257RSVR	UQFN	RSV	16	3000	180.0	13.2	2.1	2.9	0.75	4.0	12.0	Q1



www.ti.com 3-Aug-2021



\*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74CBTLV3257PWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74CBTLV3257DBQR	SSOP	DBQ	16	2500	340.5	338.1	20.6
SN74CBTLV3257DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74CBTLV3257DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74CBTLV3257PWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74CBTLV3257PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74CBTLV3257RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0
SN74CBTLV3257RSVR	UQFN	RSV	16	3000	180.0	180.0	30.0

## DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

## PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SHRINK SMALL-OUTLINE PACKAGE



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N16)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.






ULTRA THIN QUAD FLATPACK - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>TI (德州仪器)