











TLV9061, TLV9062, TLV9064

SBOS839J-MARCH 2017-REVISED SEPTEMBER 2019

TLV906xS 10-MHz, RRIO, CMOS Operational Amplifiers for Cost-Sensitive Systems

1 Features

Rail-to-rail input and output

Low input offset voltage: ±0.3 mV

• Unity-gain bandwidth: 10 MHz

Low broadband noise: 10 nV/√Hz

Low input bias current: 0.5 pA

Low quiescent current: 538 μA

· Unity-gain stable

• Internal RFI and EMI filter

Operational at supply voltages as low as 1.8 V

 Easier to stabilize with higher capacitive load due to resistive open-loop output impedance

Shutdown version: TLV906xS

Extended temperature range: –40°C to 125°C

2 Applications

- E-bikes
- Smoke detectors
- HVAC: heating, ventilating, and air conditioning
- Motor control: AC induction
- Refrigerators
- Wearable devices
- Laptop computers
- · Washing machines
- Sensor signal conditioning
- Power modules
- · Barcode scanners
- Active filters
- · Low-side current sensing

3 Description


The TLV9061 (single), TLV9062 (dual), and TLV9064 (quad) are single-, dual-, and quad- low-voltage (1.8 V to 5.5 V) operational amplifiers (op amps) with rail-to-rail input- and output-swing capabilities. These devices are highly cost-effective solutions for applications where low-voltage operation, a small footprint, and high capacitive load drive are required. Although the capacitive load drive of the TLV906x is 100 pF, the resistive open-loop output impedance makes stabilizing with higher capacitive loads simpler. These op amps are designed specifically for low-voltage operation (1.8 V to 5.5 V) with performance specifications similar to the OPAx316 and TLVx316 devices.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOT-23 (5)	1.60 mm × 2.90 mm		
TLV9061	SC70 (5)	1.25 mm × 2.00 mm		
1279001	SOT553 (5) ⁽²⁾	1.65 mm × 1.20 mm		
	X2SON (5)	0.80 mm × 0.80 mm		
TLV9061S	SOT-23 (6)	1.60 mm × 2.90 mm		
	SOIC (8)	3.91 mm × 4.90 mm		
	TSSOP (8)	3.00 mm × 4.40 mm		
TLV9062	VSSOP (8)	3.00 mm × 3.00 mm		
	SOT-23 (8)	1.60 mm × 2.90 mm		
	WSON (8)	2.00 mm × 2.00 mm		
TLV9062S	VSSOP (10)	3.00 mm × 3.00 mm		
1LV90025	X2QFN (10)	1.50 mm × 2.00 mm		
	SOIC (14)	8.65 mm × 3.91 mm		
TL \/0064	TSSOP (14)	4.40 mm × 5.00 mm		
TLV9064	WQFN (16)	3.00 mm × 3.00 mm		
	X2QFN (14)	2.00 mm × 2.00 mm		
TLV9064S	WQFN (16)	3.00 mm × 3.00 mm		

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) Package is for preview only.

Small-Signal Overshoot vs Load Capacitance



Single-Pole, Low-Pass Filter






Table of Contents

2 Applications 1 9.3 Feature Description 9.4 Device Functional Modes 9.4 Device Function Information 9.4 Device Function 9.4 Devic	
3 Description 1 9.4 Device Functional Modes	
4 Revision History	
5 Description (continued)	
6 Device Comparison Table 5 7 Pin Configuration and Functions 6 8 Specifications 12 8.1 Absolute Maximum Ratings 12 8.2 ESD Ratings 12 8.3 Recommended Operating Conditions 12 8.4 Thermal Information: TLV9061 13 8.5 Thermal Information: TLV9061S 13 8.6 Thermal Information: TLV9062 13	28 28
7 Pin Configuration and Functions 6 8 Specifications 12 8.1 Absolute Maximum Ratings 12 8.2 ESD Ratings 12 8.3 Recommended Operating Conditions 12 8.4 Thermal Information: TLV9061 13 8.5 Thermal Information: TLV9061S 13 8.6 Thermal Information: TLV9062 13 11 Power Supply Recommendations 11.1 Input and ESD Protection 11.1 Input and ES	28
8 Specifications 12 8.1 Absolute Maximum Ratings 12 8.2 ESD Ratings 12 8.3 Recommended Operating Conditions 12 8.4 Thermal Information: TLV9061 13 8.5 Thermal Information: TLV9061S 13 8.6 Thermal Information: TLV9062 13	
8.1 Absolute Maximum Ratings 12 8.2 ESD Ratings 12 8.3 Recommended Operating Conditions 12 8.4 Thermal Information: TLV9061 13 8.5 Thermal Information: TLV9061S 13 8.6 Thermal Information: TLV9062 13 12 Layout 12.1 Layout Guidelines 12.2 Layout Example 13.1 Decumentation Support 13.1 Documentation Support 13.2 Related Links 13.3 Related Links	20
8.2 ESD Ratings	23
8.3 Recommended Operating Conditions 12 8.4 Thermal Information: TLV9061 13 8.5 Thermal Information: TLV9061S 13 8.6 Thermal Information: TLV9062 13 12.2 Layout Example 12.3 Device and Documentation Support 13.1 Documentation Support 13.1 Documentation Support 13.2 Related Links 13.2 Related Links 13.3 Related Links	29
8.4 Thermal Information: TLV9061	30
8.5 Thermal Information: TLV9061S	31
8.6 Thermal Information: TLV9062	31
12.2 Passiving Notification of Decumentation Llnd	31
8.7 Thermal Information: TLV9062S	Jpdates 31
8.8 Thermal Information: TLV9064	31
8.9 Thermal Information: TLV9064S	31
8.10 Electrical Characteristics	31
8.11 Typical Characteristics	31
9 Detailed Description 23 9.1 Overview 23	32

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision I (May 2019) to Revision J	Page
•	Deleted TLV9062IDDFR (SOT-23 (8)) package preview notations throughout data sheet	1
•	Added industry standard package names to Device Comparison Table	5
•	Added note to packages with thermal pads, specifying that the thermal pads need to be connected to V	7
•	Added link to Shutdown Function section in SHDN pin function rows	11
•	Added EMI Rejection section to the Feature Description section	24
<u>•</u>	Changed Shutdown Function section to add more clarification	25
CI	hanges from Revision H (April 2019) to Revision I	Page
•	Added DDF (SOT-23) thermal information to replace TBDs	13
CI	hanges from Revision G (December 2018) to Revision H	Page
•	Added SOT-23 (8) information to Device Information	1
•	Added DDF package column to Device Comparison Table	5
•	Added DDF (SOT-23) package to Pin Functions	7
•	Added DDF (SOT-23) package to Thermal Information	13
•	Added TLV9062 RUG (X2QFN) thermal information to replace TBDs	14



Cł	nanges from Revision F (September 2018) to Revision G	Page
•	Changed TLV9064 RUC package name From WQFN (14): To X2QFN (14) in Device Information table	
•	Added TLV9064 RUC (X2QFN) pinout drawing to Pin Configuration and Functions section	
•	Added RUC (X2QFN) package pinout information to Pin Functions: TLV9064 table	
•	Added RUC (X2QFN) to Thermal Information: TLV9064 table	14
Cł	nanges from Revision E (July 2018) to Revision F	Page
•	Deleted Shutdown part numbers from datasheet header	
•	Deleted X2QFN (10) package from TLV9062 Device Information table	
•	Added references to shutdown part numbers in Description section	
•	Changed TLV906xS series to TLV906xS family throughout datasheet	!
•	Added Shutdown devices to Device Comparison Table	!
•	Changed pin namings for all pinout drawings to reflect updated nomenclature	(
•	Added TLV9061S Thermal Information Table	13
•	Added TLV9064S Thermal Information Table	14
•	Deleted Partial Shutdown Amplifer Enable Time	16
•	Added clarification on selecting resistors for a current sensing application in the Typical Applications Section	27
•	Changed wording of third bullet in Layout Guidelines	29
Cł	nanges from Revision D (June 2018) to Revision E	Page
•	Added TLV9061S device to Device Information table	
•	Added TLV9064S device to Device Information table	······································
•	Added RUC and RUG packages to the Device Comparison table	!
•	Added TLV9061S DBV (SOT-23) pinout drawing to Pin Configuration and Functions section	
•	Added TLV9061S DBV (SOT-23) package pinout information to Pin Functions: TLV9061S table	
•	Added TLV9062S RUG (VSSOP) package pinout drawing to Pin Configuration and Functions section	
•	Added TLV9062S RUG (VSSOP) package pinout information to Pin Functions: TLV9062S table	
•	Added TLV9064 RTE (WQFN) pinout drawing to Pin Configuration and Functions section	
•	Added TLV9064 RTE pinout information to <i>Pin Functions: TLV9064</i> table	
<u>.</u>	Added TLV9064S RTE (WQFN) pinout drawing to Pin Configuration and Functions section	1
Cł	nanges from Revision C (March 2018) to Revision D	Page
•	Added shutdown suffix to "TLV906x" to document title	
•	Added "Shutdown Version" bullet to Features list	<i>'</i>
•	Added TLV9062S device to Device Information table	<i>'</i>
•	Added shutdown text to Description (continued) section	
•	Added " $(V_S = [V+] - [V-])$ supply voltage parameter in <i>Absolute Maximum Ratings</i> table	12
•	Added "input voltage range" and "output voltage range" parameters and values to Recommended Operating Conditions table	13
•	Added shutdown pin recommended operating conditions in Recommended Operating Conditions table	
•	Added "T _A " symbol to "specified temperature" parameter to <i>Recommended Operating Conditions</i> table	
•	Added Thermal Information: TLV9062S thermal table data	
•	Added Thermal Information: TLV9062S thermal table data	
•	Added shutdown section to Electrical Characteristics: V_S (Total Supply Voltage) = $(V+) - (V-) = 1.8 \text{ V}$ to 5.5 V to	ıble 16



<u>•</u>	Added Shutdown Function section	25
CI	nanges from Revision B (October 2017) to Revision C	Page
•	Changed device status from Production Data/Mixed Status to Production Data	1
•	Deleted package preview note from TLV9061 DPW (X2SON) package in Device Information table	1
•	Deleted package preview note from TLV9061 DPW (X2SON) package pinout drawing	6
•	Changed formatting of ESD Ratings table to show different results for all packages	12
•	Deleted package preview note from DPW (X2SON) package in Thermal Information: TLV9061 table	13
•	Deleted package preview note from DPW (X2SON) package in Thermal Information: TLV9061 table	13
CI	nanges from Revision A (June 2017) to Revision B	Page
•	Added 8-pin PW package to Pin Configuration and Functions section	7
•	Added DSG (WSON) package to Thermal Information table	13
•	Added PW (TSSOP) to TLV9062 Thermal Information table	
•	Changed maximum input offset voltage value from ±1.6 mV to 2 mV	15
•	Changed maximum input offset voltage value from ±1.5 to ±1.6 mV	15
•	Changed minimum common-mode rejection ratio input voltage range from 86 dB to 80 dB	15
•	Changed typical input current noise density value from 10 to 23 fA/\(\sqrt{Hz}\)	15
•	Changed THD + N test conditions from V _S = 5 V to V _S = 5.5 V	
•	Added V _{CM} = 2.5 V test condition to THD + N parameter in <i>Electrical Characteristics</i> table	15
•	Added maximum output voltage swing value from 25 mV to 60 mV	15
•	Changed maximum output voltage swing value from 15 mV to 20 mV	
CI	nanges from Original (March 2017) to Revision A	Page
•	Changed device status from Advance Information to Production Data	1



5 Description (continued)

The TLV906xS devices include a shutdown mode that allow the amplifiers to switch into standby mode with typical current consumption less than 1 μ A.

The TLV906xS family helps simplify system design, because the family is unity-gain stable, integrates the RFI and EMI rejection filter, and provides no phase reversal in overdrive condition.


Micro size packages, such as X2SON and X2QFN, are offered for all the channel variants (single, dual and quad), along with industry-standard packages, such as SOIC, MSOP, SOT-23, and TSSOP.


6 Device Comparison Table


	NO. OF		PACKAGE LEADS											
DEVICE	CHANNELS	SOIC D	SOT-23 DBV	SC-70 DCK	VSSOP DGK	VSSOP DGS	X2SON DPW	SOT-553 DRL	WSON DSG	TSSOP PW	SOT-23 DDF	WQFN RTE	X2QFN RUC	X2QFN RUG
TLV9061	_	8	5	5	_	_	5	5	_	_	_	_	_	_
TLV9061S	ı	_	6	-	_	_	_	_	-	_	_	_	-	-
TLV9062	2	8	_	_	8	10	_	_	8	8	8	_	_	_
TLV9062S	2	_	_	_	_	10	_	_	_	_	_	_	_	10
TLV9064	4	14	_	_	_	_	_	_	_	14	_	16	14	_
TLV9064S	4	_	_	_	_	_	_	_	_	_	_	16		_




7 Pin Configuration and Functions







TLV9061 DPW Package 5-Pin X2SON Top View




Pin Functions: TLV9061

	PIN	I			
NAME	SOT-23, SOT-553	SC70	X2SON	I/O	DESCRIPTION
IN-	4	3	2	I	Inverting input
IN+	3	1	4	I	Noninverting input
OUT	1	4	1	0	Output
V-	2	2	3	I or —	Negative (low) supply or ground (for single-supply operation)
V+	5	5	5	I	Positive (high) supply









Pin Functions: TLV9061S

PIN		1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
IN-	4	1	Inverting input			
IN+	3	1	Noninverting input			
OUT	1	0	Output			
SHDN	5	1	Shutdown: low = amp disabled, high = amp enabled. See <i>Shutdown Function</i> section for more information.			
V-	2	I or —	Negative (low) supply or ground (for single-supply operation)			
V+	6	I	Positive (high) supply			

TLV9062 D, DGK, PW, DDF Packages 8-Pin SOIC, VSSOP, TSSOP, SOT-23 Top View



TLV9062 DSG Package 8-Pin WSON With Exposed Thermal Pad Top View





(1) Connect thermal pad to V-

Pin Functions: TLV9062

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
IN1-	2	I	Inverting input, channel 1	
IN1+	3	I	Noninverting input, channel 1	
IN2-	6	I	Inverting input, channel 2	
IN2+	5	I	Noninverting input, channel 2	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
V-	4	_	Negative (lowest) supply or ground (for single-supply operation)	
V+	8	_	Positive (highest) supply	








Pin Functions: TLV9062S


	PIN		1/0	DESCRIPTION	
NAME	VSSOP	X2QFN	1/0	DESCRIPTION	
IN1-	2	9	1	Inverting input, channel 1	
IN1+	3	10	1	Noninverting input, channel 1	
IN2-	8	5	1	Inverting input, channel 2	
IN2+	7	4	1	Noninverting input, channel 2	
OUT1	1	8	0	Output, channel 1	
OUT2	9	6	0	Output, channel 2	
SHDN1	5	2	1	Shutdown: low = amp disabled, high = amp enabled. Channel 1. See <i>Shutdown Function</i> section for more information.	
SHDN2	6	3	I	Shutdown: low = amp disabled, high = amp enabled. Channel 2. See <i>Shutdown Function</i> section for more information.	
V-	4	1	I or —	Negative (low) supply or ground (for single-supply operation)	
V+	10	7	1	Positive (high) supply	



TLV9064 D, PW Packages 14-Pin SOIC, TSSOP Top View




TLV9064 RTE Package 16-Pin WQFN With Exposed Thermal Pad Top View



(1) Connect thermal pad to V-

TLV9064 RUC Package 14-Pin X2QFN Top View



Pin Functions: TLV9064

	F	PIN				
NAME	SOIC, TSSOP	WQFN	X2QFN	1/0	DESCRIPTION	
IN1-	2	16	1	1	Inverting input, channel 1	
IN1+	3	1	2	1	Noninverting input, channel 1	
IN2-	6	4	5	1	Inverting input, channel 2	
IN2+	5	3	4	1	Noninverting input, channel 2	
IN3-	9	9	8	1	Inverting input, channel 3	
IN3+	10	10	9	1	Noninverting input, channel 3	
IN4-	13	13	12	1	Inverting input, channel 4	
IN4+	12	12	11	I	Noninverting input, channel 4	




Pin Functions: TLV9064 (continued)

	F	PIN			
NAME	SOIC, TSSOP	WQFN	X2QFN	I/O	DESCRIPTION
NC	_	6, 7	_	_	No internal connection
OUT1	1	15	14	0	Output, channel 1
OUT2	7	5	6	0	Output, channel 2
OUT3	8	8	7	0	Output, channel 3
OUT4	14	14	13	0	Output, channel 4
V-	11	11	10	I or —	Negative (low) supply or ground (for single-supply operation)
V+	4	2	3	I	Positive (high) supply



TLV9064S RTE Package 16-Pin WQFN With Exposed Thermal Pad Top View



(1) Connect thermal pad to V-

Pin Functions: TLV9064S

PIN I/O		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
IN1-	16	I	Inverting input, channel 1
IN1+	1	I	Noninverting input, channel 1
IN2-	4	I	Inverting input, channel 2
IN2+	3	I	Noninverting input, channel 2
IN3-	9	I	Inverting input, channel 3
IN3+	10	I	Noninverting input, channel 3
IN4-	13	I	Inverting input, channel 4
IN4+	12	I	Noninverting input, channel 4
OUT1	15	0	Output, channel 1
OUT2	5	0	Output, channel 2
OUT3	8	0	Output, channel 3
OUT4	14	0	Output, channel 4
SHDN12	6	1	Shutdown: low = amp disabled, high = amp enabled. Channel 1. See <i>Shutdown Function</i> section for more information.
SHDN34	7	I	Shutdown: low = amp disabled, high = amp enabled. Channel 1. See <i>Shutdown Function</i> section for more information.
V-	11	I or —	Negative (low) supply or ground (for single-supply operation)
V+	2	I	Positive (high) supply



8 Specifications

8.1 Absolute Maximum Ratings

over operating ambient temperature (unless otherwise noted) (1)

			MIN	MAX	UNIT
Supply voltage [(V-	Supply voltage $[(V+) - (V-)]$			6	V
	Voltage ⁽²⁾	Common-mode	(V-) - 0.5	(V+) + 0.5	V
Signal input pins	Voltage (=)	Differential	(V+)	- (V-) + 0.2	V
	Current ⁽²⁾		-10	10	mA
Output short-circuit	(3)		Continuous		mA
	Specified, T _A		-40	125	
Temperature	Junction, T _J			150	°C
	Storage, T _{stg}		-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT			
TLV90	TLV9061 PACKAGES						
V	Floatrootatia diaaharaa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V			
V(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V			
ALL O	THER PACKAGES						
V	Floatrootatia diaaharaa	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V			
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V			

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _S	Supply voltage $(V_S = [V+] - [V-])$	1.8	5.5	V
V _I	Input voltage range	(V-) - 0.1	(V+) + 0.1	V
Vo	Output voltage range	V-	V+	V
V _{SHDN_IH}	High level input voltage at shutdown pin (amplifier enabled)	1.1	V+	V
V _{SHDN_IL}	Low level input voltage at shutdown pin (amplifier disabled)	V-	0.2	V
T _A	Specified temperature	-40	125	°C

⁽²⁾ Input pins are diode-clamped to the power-supply rails. Current limit input signals that can swing more than 0.5 V beyond the supply rails to 10 mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.4 Thermal Information: TLV9061

THERMAL METRIC ⁽¹⁾					
		DBV (SOT-23)	DCK (SC70)	DPW (X2SON)	UNIT
		5 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	221.7	263.3	467	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	144.7	75.5	211.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	51	332.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	26.1	1	29.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	49	50.3	330.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	125	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

8.5 Thermal Information: TLV9061S

		TLV9061S	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	216.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	155.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	96.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	80.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	95.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics.

8.6 Thermal Information: TLV9062

		TLV9062					
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	DSG (WSON)	PW (TSSOP)	DDF (SOT-23)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	157.6	201.2	94.4	205.8	184.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	104.6	85.7	116.5	106.7	112.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	99.7	122.9	61.3	133.9	99.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	55.6	21.2	13	34.4	18.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	99.2	121.4	61.7	132.6	99.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	34.4	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



8.7 Thermal Information: TLV9062S

THERMAL METRIC ⁽¹⁾		TLV9		
		DGS (VSSOP)	RUG (X2QFN)	UNIT
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	170.4	197.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	84.9	93.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	113.5	123.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.4	3.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	112.3	120.2	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

8.8 Thermal Information: TLV9064

THERMAL METRIC ⁽¹⁾		PW (TSSOP)	D (SOIC)	RTE (WQFN)	RUC (X2QFN)	UNIT
		14 PINS	14 PINS	16 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	135.8	106.9	65.1	205.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64	64	67.9	72.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	79	63	40.4	150.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.7	25.9	5.5	3.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	78.4	62.7	40.2	149.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	23.8	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

8.9 Thermal Information: TLV9064S

		TLV9064S	
THERMAL METRIC ⁽¹⁾		RTE (WQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	67.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	5.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	40.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	23.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

Submit Documentation Feedback



8.10 Electrical Characteristics

For V_S (Total Supply Voltage) = (V+) - (V-) = 1.8 V to 5.5 V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

001	/ _S / 2 (unless otherwise noted PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET \		TEST CONDITIONS	Mille		WAX	ONIT
OFFSET	VOLTAGE	V 5V		.0.2	.1.6	
Vos	Input offset voltage	V _S = 5 V		±0.3	±1.6	mV
-IV / -IT	Drift	$V_S = 5 \text{ V}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_S = 5 \text{ V}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$.0.50	±Z	\//00
dV _{OS} /dT				±0.53	.00	μV/°C
PSRR	Power-supply rejection ratio	$V_S = 1.8 \text{ V} - 5.5 \text{ V}, V_{CM} = (V-)$		±7	±80	μV/V
INDUT VO	Channel separation, DC	At DC		100		dB
	OLTAGE RANGE	V 40V4-55V	()() 04		()(1) . () 4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{CM}	Common-mode voltage range	$V_S = 1.8 \text{ V to } 5.5 \text{ V}$ $V_S = 5.5 \text{ V}, (V) - 0.1 \text{ V} < V_{CM} < (V_+) - 1.4 \text{ V},$	(V-) - 0.1 80	103	(V+) + 0.1	V
		$T_A = -40$ °C to 125°C $V_S = 5.5$ V, $V_{CM} = -0.1$ V to 5.6 V,	57	87		
CMRR	Common-mode rejection ratio	$T_A = -40$ °C to 125°C $V_S = 1.8 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 1.4 \text{ V},$	07			dB
		$T_A = -40$ °C to 125°C $V_S = 1.8 \text{ V}, V_{CM} = -0.1 \text{ V to } 1.9 \text{ V},$		88		
		$T_A = -40^{\circ}C$ to 125°C		81		
INPUT BIA	AS CURRENT					
I_{B}	Input bias current			±0.5		pA
I _{OS}	Input offset current			±0.05		pA
NOISE						
E _n	Input voltage noise (peak-to- peak)	V _S = 5 V, f = 0.1 Hz to 10 Hz		4.77		μV_{PP}
_	lenut voltage poice density	$V_S = 5 \text{ V}, f = 10 \text{ kHz}$		10		nV/√ Hz
e _n	Input voltage noise density	$V_S = 5 \text{ V}, f = 1 \text{ kHz}$		16		IIV/VIIZ
i _n	Input current noise density	f = 1 kHz		23		fA/√ Hz
INPUT CA	PACITANCE					
C _{ID}	Differential			2		pF
C _{IC}	Common-mode			4		pF
OPEN-LO	OP GAIN		11.		'	
		$V_S = 1.8 \text{ V}, (V-) + 0.04 \text{ V} < V_O < (V+) - 0.04 \text{ V},$ $R_L = 10 \text{ k}\Omega$		100		
		$V_S = 5.5 \text{ V}, (V-) + 0.05 \text{ V} < V_O < (V+) - 0.05 \text{ V},$ $R_L = 10 \text{ k}\Omega$	104	130		
A _{OL}	Open-loop voltage gain	$V_S = 1.8 \text{ V}, (V-) + 0.06 \text{ V} < V_O < (V+) - 0.06 \text{ V},$ $R_1 = 2 \text{ k}\Omega$		100		dB
		$V_S = 5.5 \text{ V}, (V-) + 0.15 \text{ V} < V_O < (V+) - 0.15 \text{ V},$ $R_L = 2 \text{ k}\Omega$		130		
FREQUEN	NCY RESPONSE	-				
GBP	Gain bandwidth product	V _S = 5 V, G = +1		10		MHz
φ _m	Phase margin	V _S = 5 V, G = +1		55		0
SR	Slew rate	V _S = 5 V, G = +1		6.5		V/µs
- 5 5		To 0.1%, V _S = 5 V, 2-V step , G = +1, C _L = 100 pF		0.5		۳0
ts	Settling time	To 0.01%, $V_S = 5 \text{ V}$, 2-V step, $G = +1$, $C_L = 100 \text{ pF}$		1		μs
t _{OR}	Overload recovery time	$V_S = 5 \text{ V}, V_{IN} \times \text{gain} > V_S$		0.2		μs
THD + N	Total harmonic distortion + noise ⁽¹⁾	V _S = 5.5 V, V _{CM} = 2.5 V, V _O = 1 V _{RMS} , G = +1, f = 1 kHz		0.0008%		<u> </u>
OUTPUT		1	L			
	Voltage output swing from supply	$V_S = 5.5 \text{ V}, R_1 = 10 \text{ k}\Omega$			20	
V _O	rails	$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$			60	mV
I _{SC}	Short-circuit current	V _S = 5 V		±50		mA
Z _O	Open-loop output impedance	V _S = 5 V, f = 10 MHz		100		Ω
_	Chair rook carbat imbodance	10 07,1 = 10 WHZ		.00		24

⁽¹⁾ Third-order filter; bandwidth = 80 kHz at -3 dB.



Electrical Characteristics (continued)

For V_S (Total Supply Voltage) = (V+) - (V-) = 1.8 V to 5.5 V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SI	UPPLY		,			
	Ouissant surrent ner amplifier	V _S = 5.5 V, I _O = 0 mA		538	750	
IQ	Quiescent current per amplifier	$V_S = 5.5 \text{ V}, I_O = 0 \text{ mA}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			800	μA
SHUTDOW	/N					
I _{QSD}	Quiescent current per amplifier	$\frac{V_S}{SHDN} = 1.8 \text{ V to } 5.5 \text{ V, all amplifiers disabled,}$		0.5	1.5	μΑ
Z _{SHDN}	Output impedance during shutdown	V _S = 1.8 V to 5.5 V, amplifier disabled		10 8		$G\Omega \parallel pF$
V _{SHDN_THR}	High level voltage shutdown threshold (amplifier enabled)	V _S = 1.8 V to 5.5 V	(V-)	+ 0.9 V	(V–) + 1.1 V	V
V _{SDHN_THR}	Low level voltage shutdown threshold (amplifier disabled)	V _S = 1.8 V to 5.5 V	(V–) + 0.2 V (V–)	+ 0.7 V		V
t _{ON}	Amplifier enable time (shutdown) ⁽²⁾	V_S = 1.8 V to 5.5 V, full shutdown; G = 1, V_{OUT} = 0.9 × V_S / 2, R_L connected to V-		10		μs
t _{OFF}	Amplifier disable time ⁽²⁾	V_S = 1.8 V to 5.5 V, G = 1, V_{OUT} = 0.1 x V_S / 2, R_L connected to V–		0.6		μs
	SHDN pin input bias current (per	$V_S = 1.8 \text{ V to } 5.5 \text{ V}, \text{ V+} \ge \overline{\text{SHDN}} \ge (\text{V+}) - 0.8 \text{ V}$		130		- Λ
	pin)	$V_S = 1.8 \text{ V to } 5.5 \text{ V}, V - \leq \overline{SHDN} \leq V - + 0.8 \text{ V}$		40		pА

⁽²⁾ Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.



8.11 Typical Characteristics


at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



TEXAS INSTRUMENTS

Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)







Figure 7. Open-Loop Gain vs Temperature

Figure 8. Closed-Loop Gain vs Frequency







Figure 9. Input Bias Current vs Temperature

Figure 10. Output Voltage Swing vs Output Current







Figure 11. CMRR and PSRR vs Frequency (Referred to Input)

Figure 12. CMRR vs Temperature



Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)







Figure 13. CMRR vs Temperature










Figure 15. 0.1-Hz to 10-Hz Input Voltage Noise

 $V_S = 1.8 \text{ V to } 5.5 \text{ V}$

Figure 16. Input Voltage Noise Spectral Density vs Frequency






TEXAS INSTRUMENTS

Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)







Figure 19. THD + N vs Amplitude

Figure 20. Quiescent Current vs Supply Voltage







Figure 21. Quiescent Current vs Temperature

Figure 22. Open-Loop Output Impedance vs Frequency







Figure 24. Small-Signal Overshoot vs Load Capacitance

G = -10 V/V




Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)




















V+ = 2.75 V V- = -2.75 V $C_L = 100 pF$ G = 1 V/V



G = 1 V/V

Figure 28. Large-Signal Step Response




Figure 29. Short-Circuit Current vs Temperature





Figure 30. Maximum Output Voltage vs Frequency and Supply Voltage

TEXAS INSTRUMENTS

Typical Characteristics (continued)


at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)



-20 Channel Separation (dB) -40 -60 -80 -100 -120 -140 1k 10M 10k 100k 1M 100 Frequency (Hz) V+ = 2.75 V V- = -2.75 V

Figure 31. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency

Figure 32. Channel Separation vs Frequency







Figure 33. Phase Margin vs Capacitive Load

Figure 34. Open Loop Voltage Gain vs Output Voltage






Figure 35. Large Signal Settling Time (Positive)

Figure 36. Large Signal Settling Time (Negative)




9 Detailed Description

9.1 Overview

The TLV906x devices are a family of low-power, rail-to-rail input and output op amps. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose applications. The input common-mode voltage range includes both rails and allows the TLV906x series to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. The high bandwidth enables this family to drive the sample-hold circuitry of analog-to-digital converters (ADCs).

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Rail-to-Rail Input

The input common-mode voltage range of the TLV906x family extends 100 mV beyond the supply rails for the full supply voltage range of 1.8 V to 5.5 V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *Functional Block Diagram*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.4 V to 200 mV above the positive supply, whereas the P-channel pair is active for inputs from 200 mV below the negative supply to approximately (V+) - 1.4 V. There is a small transition region, typically (V+) - 1.2 V to (V+) - 1 V, in which both pairs are on. This 200-mV transition region can vary up to 200 mV with process variation. Thus, the transition region (with both stages on) can range from (V+) - 1.4 V to (V+) - 1.2 V on the low end, and up to (V+) - 1 V to (V+) - 0.8 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

9.3.2 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the TLV906x series delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k Ω , the output swings to within 15 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

9.3.3 EMI Rejection

The TLV906x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV906x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 37 shows the results of this testing on the TLV906x. Table 1 shows the EMIRR IN+ values for the TLV906x at particular frequencies commonly encountered in real-world applications. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.




Figure 37. EMIRR Testing

Table 1. TLV906x EMIRR IN+ For Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	59.5 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	68.9 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	77.8 dB

Submit Documentation Feedback



Feature Description (continued)

Table 1. TLV906x EMIRR IN+ For Frequencies of Interest (continued)

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	78.0 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	87.6 dB

9.3.4 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV906x family is approximately 200 ns.

9.3.5 Shutdown Function

The TLV906xS devices feature \overline{SHDN} pins that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes less than 1 μ A. The \overline{SHDN} pins are active-low, meaning that shutdown mode is enabled when the input to the \overline{SHDN} pin is a valid logic low.

The \overline{SHDN} pins are referenced to the negative supply voltage of the op amp. The threshold of the shutdown feature lies around 800 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the \overline{SHDN} pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V- and V- + 0.2 V. A valid logic high is defined as a voltage between V- + 1.2 V and V+. The shutdown pin must either be connected to a valid high or a low voltage or driven, and not left as an open circuit. There is **no** internal pull-up to enable the amplifier.

The \overline{SHDN} pins are high-impedance CMOS inputs. Dual op amp versions are independently controlled, and quad op amp versions are controlled in pairs with logic inputs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The enable time is 10 µs for full shutdown of all channels; disable time is 6 µs. When disabled, the output assumes a high-impedance state. This architecture allows the TLV906xS to be operated as a gated amplifier (or to have the device output multiplexed onto a common analog output bus). Shutdown time (t_{OFF}) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified $10\text{-k}\Omega$ load to midsupply (V_S / 2) is required. If using the TLV906xS without a load, the resulting turnoff time is significantly increased.

9.4 Device Functional Modes

The TLV906x family are operational when the power-supply voltage is between 1.8 V (± 0.9 V) and 5.5 V (± 2.75 V). The TLV906xS devices feature a shutdown mode and are shut down when a valid logic low is applied to the shutdown pin.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TLV906x family features 10-MHz bandwidth and 6.5-V/ μ s slew rate with only 538 μ A of supply current per channel, providing good AC-performance at very low power consumption. DC applications are well served with a very low input noise voltage of 10 nV/ $\sqrt{\text{Hz}}$ at 10 kHz, low input bias current, and a typical input offset voltage of 0.3 mV.

10.2 Typical Applications

10.2.1 Typical Low-Side Current Sense Application

Figure 38 shows the TLV906x configured in a low-side current-sensing application.




Figure 38. TLV906x in a Low-Side, Current-Sensing Application

10.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 AOutput voltage: 4.95 V
- Maximum shunt voltage: 100 mV



Typical Applications (continued)

10.2.1.2 Detailed Design Procedure

The transfer function of the circuit in Figure 38 is given in Equation 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$
 (1)

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using Equation 2.

$$R_{SHUNT} = \frac{V_{SHUNT_MAX}}{I_{LOAD_MAX}} = \frac{100mV}{1A} = 100m\Omega$$
 (2)

Using Equation 2, R_{SHUNT} equals 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TLV906x to produce an output voltage of approximately 0 V to 4.95 V. Equation 3 calculates the gain required for the TLV906x to produce the required output voltage.

$$Gain = \frac{\left(V_{OUT_MAX} - V_{OUT_MIN}\right)}{\left(V_{IN_MAX} - V_{IN_MIN}\right)}$$
(3)

Using Equation 3, the required gain equals 49.5 V/V, which is set with the R_F and R_G resistors. Equation 4 sizes the R_F and R_G , resistors to set the gain of the TLV906x to 49.5 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)}$$
(4)

Selecting R_F to equal 165 k Ω and R_G to equal 3.4 k Ω provides a combination that equals approximately 49.5 V/V. Figure 39 shows the measured transfer function of the circuit shown in Figure 38. Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistor values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no optimal impedance selection that works for every system, you must choose an impedance that is ideal for your system parameters.

10.2.1.3 Application Curve




Figure 39. Low-Side, Current-Sense, Transfer Function



11 Power Supply Recommendations

The TLV906x series is specified for operation from 1.8 V to 5.5 V (±0.9 V to ±2.75 V); many specifications apply from -40°C to 125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 6 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

11.1 Input and ESD Protection

The TLV906x series incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA, as shown in the *Absolute Maximum Ratings* table. Figure 40 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 40. Input Current Protection



12 Layout

12.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is adequate for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care
 to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more
 detailed information, see Circuit Board Layout Techniques.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is much better as opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 42, keeping R_F and R_G close to the inverting input minimizes parasitic capacitance on the inverting input.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the
 plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to
 remove moisture introduced into the device packaging during the cleaning process. A low-temperature, postcleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



12.2 Layout Example




Figure 41. Schematic Representation for Figure 42




Figure 42. Layout Example



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

Texas Instruments, TLVx313 Low-Power, Rail-to-Rail In/Out, 500-μV Typical Offset, 1-MHz Operational Amplifier for Cost-Sensitive Systems

Texas Instruments, TLVx314 3-MHz, Low-Power, Internal EMI Filter, RRIO, Operational Amplifier

Texas Instruments, EMI Rejection Ratio of Operational Amplifiers

Texas Instruments, QFN/SON PCB Attachment

Texas Instruments, Quad Flatpack No-Lead Logic Packages

Texas Instruments, Circuit Board Layout Techniques

Texas Instruments, Single-Ended Input to Differential Output Conversion Circuit Reference Design

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV9061	Click here	Click here	Click here	Click here	Click here
TLV9062	Click here	Click here	Click here	Click here	Click here
TLV9064	Click here	Click here	Click here	Click here	Click here

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV9061IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	10AF	Samples
TLV9061IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1CA	Samples
TLV9061IDPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	CG	Samples
TLV9061SIDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	10EF	Samples
TLV9062IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T062	Samples
TLV9062IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TL9062	Samples
TLV9062IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IDSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	TL9062	Samples
TLV9062SIDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1TDX	Samples
TLV9062SIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	EOF	Samples
TLV9064IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV9064D	Samples
TLV9064IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TLV9064	Samples
TLV9064IPWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TLV9064	Samples
TLV9064IRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9064	Samples
TLV9064IRUCR	ACTIVE	QFN	RUC	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1DD	Samples
TLV9064SIRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9064S	Samples

⁽¹⁾ The marketing status values are defined as follows:

PACKAGE OPTION ADDENDUM



10-Dec-2020

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV9061, TLV9062, TLV9064:

Automotive: TLV9061-Q1, TLV9062-Q1, TLV9064-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 29-Jun-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9061IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9061IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV9061IDPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV9061SIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9062IDDFR	SOT- 23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9062IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9062IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9062IDR	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9062IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9062IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9062IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9062IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9062SIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9062SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1
TLV9064IDR	SOIC	D	14	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9064IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV9064IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1





www.ti.com 29-Jun-2021

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9064IPWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV9064IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLV9064IRUCR	QFN	RUC	14	3000	180.0	9.5	2.16	2.16	0.5	4.0	8.0	Q2
TLV9064SIRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9061IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV9061IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
TLV9061IDPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
TLV9061SIDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9062IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9062IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV9062IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TLV9062IDR	SOIC	D	8	2500	336.6	336.6	41.3
TLV9062IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9062IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
TLV9062IPWR	TSSOP	PW	8	2000	853.0	449.0	35.0
TLV9062IPWR	TSSOP	PW	8	2000	366.0	364.0	50.0
TLV9062SIDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0



PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jun-2021

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9062SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0
TLV9064IDR	SOIC	D	14	2500	336.6	336.6	41.3
TLV9064IDR	SOIC	D	14	2500	853.0	449.0	35.0
TLV9064IPWR	TSSOP	PW	14	2000	366.0	364.0	50.0
TLV9064IPWT	TSSOP	PW	14	250	366.0	364.0	50.0
TLV9064IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TLV9064IRUCR	QFN	RUC	14	3000	205.0	200.0	30.0
TLV9064SIRTER	WQFN	RTE	16	3000	367.0	367.0	35.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





PLASTIC SMALL OUTLINE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.


PLASTIC SMALL OUTLINE



- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE




- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-8/U 08/15

NOTE: A. All linear dimensions are in millimeters



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211218-3/D






PLASTIC SMALL OUTLINE - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.




PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153




PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- В. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.D. This package complies to JEDEC MO-288 variation X2EFD.



RUG (R-PQFP-N10)



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)