- Highest-Performance Floating-Point Digital Signal Processor (DSP): TMS320C6713B
 - Eight 32-Bit Instructions/Cycle
 - 32/64-Bit Data Word
 - 300-, 225-, 200-MHz (GDP and ZDP), and 225-, 200-, 167-MHz (PYP) Clock Rates
 - 3.3-, 4.4-, 5-, 6-Instruction Cycle Times
 - 2400/1800, 1800/1350, 1600/1200, and 1336/1000 MIPS/MFLOPS
 - Rich Peripheral Set, Optimized for Audio
 - Highly Optimized C/C++ Compiler
 - Extended Temperature Devices Available
- Advanced Very Long Instruction Word (VLIW) TMS320C67x™ DSP Core
 - Eight Independent Functional Units:
 - 2 ALUs (Fixed-Point)
 - 4 ALUs (Floating-/Fixed-Point)
 - 2 Multipliers (Floating-/Fixed-Point)
 - Load-Store Architecture With 32 32-Bit General-Purpose Registers
 - Instruction Packing Reduces Code Size
 - All Instructions Conditional
- Instruction Set Features
 - Native Instructions for IEEE 754
 - Single- and Double-Precision
 - Byte-Addressable (8-, 16-, 32-Bit Data)
 - 8-Bit Overflow Protection
 - Saturation; Bit-Field Extract, Set, Clear; Bit-Counting; Normalization
- L1/L2 Memory Architecture
 - 4K-Byte L1P Program Cache (Direct-Mapped)
 - 4K-Byte L1D Data Cache (2-Way)
 - 256K-Byte L2 Memory Total: 64K-Byte L2 Unified Cache/Mapped RAM, and 192K-Byte Additional L2 Mapped RAM
- Device Configuration
 - Boot Mode: HPI, 8-, 16-, 32-Bit ROM Boot
 - Endianness: Little Endian, Big Endian
- 32-Bit External Memory Interface (EMIF)
 - Glueless Interface to SRAM, EPROM, Flash, SBSRAM, and SDRAM
 - 512M-Byte Total Addressable External Memory Space
- Enhanced Direct-Memory-Access (EDMA)
 Controller (16 Independent Channels)

- 16-Bit Host-Port Interface (HPI)
- Two McASPs
 - Two Independent Clock Zones Each (1 TX and 1 RX)
 - Eight Serial Data Pins Per Port: Individually Assignable to any of the Clock Zones
 - Each Clock Zone Includes:
 - Programmable Clock Generator
 - Programmable Frame Sync Generator
 - TDM Streams From 2-32 Time Slots
 - Support for Slot Size:8, 12, 16, 20, 24, 28, 32 Bits
 - Data Formatter for Bit Manipulation
 - Wide Variety of I2S and Similar Bit Stream Formats
 - Integrated Digital Audio Interface Transmitter (DIT) Supports:
 - S/PDIF, IEC60958-1, AES-3, CP-430 Formats
 - Up to 16 transmit pins
 - Enhanced Channel Status/User Data
 - Extensive Error Checking and Recovery
- Two Inter-Integrated Circuit Bus (I²C Bus™)
 Multi-Master and Slave Interfaces
- Two Multichannel Buffered Serial Ports:
 - Serial-Peripheral-Interface (SPI)
 - High-Speed TDM Interface
 - AC97 Interface
- Two 32-Bit General-Purpose Timers
- Dedicated GPIO Module With 16 pins (External Interrupt Capable)
- Flexible Phase-Locked-Loop (PLL) Based Clock Generator Module
- IEEE-1149.1 (JTAG†)
 Boundary-Scan-Compatible
- 208-Pin PowerPAD™ PQFP (PYP)
- 272-BGA Packages (GDP and ZDP)
- 0.13-μm/6-Level Copper Metal Process
 CMOS Technology
- 3.3-V I/Os, 1.2‡-V Internal (GDP/ZDP/ PYP)
- 3.3-V I/Os, 1.4-V Internal (GDP/ZDP) [300 MHz]

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320C67x and PowerPAD are trademarks of Texas Instruments. I²C Bus is a trademark of Philips Electronics N.V. Corporation All trademarks are the property of their respective owners. T IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

TEXAS INSTRUMENTS

Copyright © 2006, Texas Instruments Incorporated

[‡] These values are compatible with existing 1.26-V designs

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

| revision history | EMIF device speed |
|---|--|
| GDP and ZDP 272-Ball BGA package (bottom view) 5 | EMIF big endian mode correctness 97 |
| PYP PowerPAD™ QFP package (top view) | bootmode 98 |
| description | reset |
| device characteristics | absolute maximum ratings over operating case |
| functional block and CPU (DSP core) diagram | temperature range 99 |
| CPU (DSP core) description | recommended operating conditions 99 |
| memory map summary | electrical characteristics over recommended ranges of supply voltage and operating case temperature 100 |
| peripheral register descriptions | parameter measurement information 101 |
| device configurations | signal transition levels |
| configuration examples | timing parameters and board routing analysis 103 |
| debugging considerations | input and output clocks 105 |
| terminal functions | asynchronous memory timing 108 |
| development support | synchronous-burst memory timing111 |
| device support | synchronous DRAM timing |
| CPU CSR register description | HOLD/HOLDA timing |
| cache configuration (CCFG) register description | BUSREQ timing |
| nterrupts and interrupt selector | reset timing 121 |
| external interrupt sources | external interrupt timing |
| EDMA module and EDMA selector | multichannel audio serial port (McASP) timing 124 |
| PLL and PLL controller | inter-integrated circuits (I2C) timing 127 |
| multichannel audio serial port (McASP) peripherals 84 | host-port interface timing |
| I2C | multichannel buffered serial port timing |
| general-purpose input/output (GPIO) | timer timing |
| power-down mode logic | general-purpose input/output (GPIO) port timing 143 |
| power-supply sequencing | JTAG test-port timing |
| IEEE 1149.1 JTAG compatibility statement | mechanical data |
| === · · · · · · · · · · · · · · · · · · | |



REVISION HISTORY

The TMS320C6713B device-specific documentation has been split from *TMS320C6713*, *TMS320C6713B Float-ing-Point Digital Signal Processors*, literature number SPRS186K, into a separate Data Sheet, literature number SPRS294. It also highlights technical changes made to SPRS294 to generate SPRS294A. These changes are marked by "[Revision A]." Additionally, made changes to SPRS294A to generate SPRS294B. These changes are marked by "[Revision B]." Both Revision A and B changes are noted in the Revision History table below.

Scope: Updated information on McASP, McBSP and JTAG for clarification. Changed Pin Description for A12 and B11 (Revisions SPRS294 and SPRS294A). Updated Nomenclature figure by adding device—specific information for the ZDP package. TI Recommends for *new designs* that the following pins be configured as such:

- Pin A12 connected directly to CV_{DD} (core power)
- Pin B11 connected directly to V_{SS} (ground)

| PAGE(S) NO. | ADDITIONS/CHANGES/DELETIONS |
|----------------|--|
| 6 | Terminal Assignments for the 272-Ball GDP and ZDP Packages (in Order of Ball No.) table: Updated Signal Name for Ball No. B11 |
| 10 | PYP PowerPAD QFP package (top view): Updated drawing |
| 32 | Device Configurations, device configurations at device reset section: Updated "For proper device operation" paragraph [Revision B] |
| 33 | Device Configurations, Device Configurations Pins at Device Reset (HD[4:3], HD8, HD12, and CLKMODE0) section: Removed "CE1 width 32-bit" from Functional Description for "00" in HD[4:3](BOOTMODE) Configuration Pin |
| 33 | Device Configurations, Device Configurations Pins at Device Reset (HD[4:3], HD8, HD12, and CLKMODE0) section: Updated "All other HD pins" footnote [Revision B] |
| 37 | Table 22 Peripheral Pin Selection Matrix: Updated/changed MCBSP0DIS (DEVCFG bit) from "ACLKKO" to "ACLKXO" |
| 46 | Configuration Example F (1 McBSP + HPI + 1 McASP) figure: Updated <i>from</i> McBSP1DIS = 1 <i>to</i> McBSP1DIS = 0 |
| 47 | Device Configurations, debugging considerations section: Updated "Internal pullup/pulldown resistors" paragraph [Revision B] |
| 49 | Terminal Functions, Resets and Interrupts section: Updated IPU/IPD for RESET Signal Name <i>from</i> "IPU" <i>to</i> "—" |
| 50 | Terminal Functions table, Host Port Interface section: Removed "CE1 width 32-bit" from Description for " 00 " in Bootmode HD[4:3] |
| 50 | Terminal Functions table, Host Port Interface section: Updated "Other HD pins" paragraph [Revision B] |
| 55 | Terminal Functions, Timer 1 section: Updated Description for TINP1/AHCLKX0 Signal Name |
| 57 | Terminal Functions, Reserved for Test section: Updated Description for RSV Signal Name, 181 PYP, A12 GDP/ZDP Updated Description for RSV Signal Name, 180 PYP, B11 GDP/ZDP |

| PAGE(S) NO. | ADDITIONS/CHANGES/DELETIONS |
|----------------|--|
| 57 | Terminal Functions, Reserved for Test section: Updated/changed Description for RSV Signal Name, A12 GDP (to "recommended") – [Revision A] Updated/changed Description for RSV Signal Name, B11 GDP (to "recommended") – [Revision A] |
| 57 | Terminal Functions, Reserved for Test section: Updated/changed Description for RSV Signal Name D12 to include PYP 178 as follows: "the D12/ <i>178</i> pin must be externally pulled down with a 10–kΩ resistor." [Revision B] |
| 66 | Device Support, device and development-support tool nomenclature section: Updated figure for clarity |
| 67 | Device Support, document support section: Updated paragraphs for clarity |
| 92 | Power–Down Mode Logic – Triggering, Wake–up and Effects section: Updated paragraphs [Revision B] |
| 93 | Power–Down Mode Logic – Triggering, Wake–up and Effects section, Characteristics of the Power-Down Modes table: Added "It is recommended to use the PLLPWDN bit (PLLCSR.1) as an alternative to PD3" to PRWD Field (BITS 15–10) – 011100 – Effect on Chip's Operation [Revision B] |
| 93 | Power–Down Mode Logic – Triggering, Wake–up and Effects section, Characteristics of the Power-Down Modes table: Deleted three paragraphs following table [Revision B] |
| 95 | IEEE 1149.1 JTAG Compatibility Statement section: Updated/added paragraphs for clarity |
| 96 | EMIF Device Speed section, Example Boards and Maximum EMIF Speed table: Type – 3–Loads Short Traces, EMIF Interface Components section: Updated <i>from</i> "32–Bit SDRAMs" <i>to</i> "16–Bit SDRAMs" [Revision B] |
| 95 | IEEE 1149.1 JTAG Compatibility Statement section: Updated/added paragraphs for clarity |
| 99 | Recommended Operating Conditions: Added V _{OS} , Maximum voltage during overshoot row and associated footnote Added V _{US} , Maximum voltage during undershoot row and associated footnote |
| 102 | Parameter Measurement Information, AC transient rise/fall time specifications section: Added AC Transient Specification Rise Time figure Added AC Transient Specification Fall Time figure |
| 124 | MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING: timing requirements for McASP section: Updated Parameter No. 3, t _C (ACKRX), from "33" to "greater of 2P or 33 ns" and added associated footnote |
| 124 | MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING: switching characteristics over recommended operating conditions for McASP section: Updated Parameter No. 11, t _C (ACKRX), from "33" to "greater of 2P or 33 ns" and added associated footnote |
| 125, 126 | MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING section: Updated McASP Input and Output drawings |
| 134 | MULTICHANNEL BUFFERED SERIAL PORT TIMING section: switching characteristics over recommended operating conditions for McBSP section: Updated McBSP Timings figure |
| 147 | Mechanical Data section: Added statement to the Packaging Information section |



GDP and ZDP 272-Ball BGA package (bottom view)

| ı | | | | | | | | | | | | | | | | | | | | |
|---|----------------------------------|-----------------------------------|---------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|-----------------------|------------------|------------------|------------------|------------------|------------------|--------------------|--------------------|------------------|
| Y | V _{SS} | V _{SS} | ED18 | BE2 | ARDY | EA2 | DV _{DD} | EA7 | EA9 | ECLKOUT | ECLKIN | CLKOUT2/ GP[2] | V _{SS} | EA14 | EA16 | EA18 | DV _{DD} | EA20 | V _{SS} | V _{SS} |
| w | V _{SS} | CV _{DD} | DV _{DD} | ED17 | V _{SS} | CE2 | EA4 | EA6 | DV _{DD} | SDRAS/ SSOE | V _{SS} | DV _{DD} | EA11 | EA13 | EA15 | V _{SS} | EA19 | CE1 | CV _{DD} | V _{SS} |
| v | ED20 | ED19 | CV _{DD} | ED16 | BE3 | CE3 | EA3 | EA5 | EA8 | EA10 | SDCAS/ SSADS | AWE/ SDWE/ SSWE | DV _{DD} | EA12 | DV _{DD} | EA17 | CE0 | CV _{DD} | DV _{DD} | BEO |
| U | ED22 | ED21 | ED23 | V _{SS} | DV _{DD} | CV _{DD} | DV _{DD} | V _{SS} | V _{SS} | CV _{DD} | CV _{DD} | DV _{DD} | V _{SS} | CV _{DD} | CV _{DD} | DV _{DD} | V _{SS} | EA21 | BE1 | V _{SS} |
| т | ED24 | ED25 | DV _{DD} | V _{SS} | | | | | | • | | | - | | | | V _{SS} | ED13 | ED15 | ED14 |
| R | DV _{DD} | ED27 | ED26 | CV _{DD} | | | | | | | | | | | | | CV _{DD} | DV _{DD} | ED11 | ED12 |
| Р | ED28 | ED29 | ED30 | V _{SS} | | | | | | | | | | | | | V _{SS} | ED9 | V _{SS} | ED10 |
| N | SCL0 | SDA0 | ED31 | V _{SS} | | | | | | | | | _ | | | | V _{SS} | ED6 | ED7 | ED8 |
| м | CLKR1/ AXR0[6] | DR1/ SDA1 | FSR1/ AXR0[7] | V _{SS} | | | | | V _{SS} | V _{SS} | V _{SS} | V _{SS} | | | | | V _{SS} | DV _{DD} | ED4 | ED5 |
| L | FSX1 | DX1/ AXR0[5] | CLKX1/ AMUTE0 | CV _{DD} | | | | | V _{SS} | V _{SS} | V _{SS} | V _{SS} | | | | | CV _{DD} | ED2 | ED3 | CV _{DD} |
| к | CV _{DD} | V _{SS} | CLKS0/ AHCLKR0 | CV _{DD} | | | | | V _{SS} | V _{SS} | V _{SS} | V _{SS} | | | | | CV _{DD} | ED0 | ED1 | V _{SS} |
| J | DR0/ AXR0[0] | DV _{DD} | FSR0/ AFSR0 | V _{SS} | | | | | V _{SS} | V _{SS} | V _{SS} | V _{SS} | | | | | HOLD | HOLDA | BUS REQ | HINT/ GP[1] |
| н | FSX0/ AFSX0 | DX0/ AXR0[1] | CLKR0/ ACLKR0 | V _{SS} | | | | | | | | | | | | | V _{SS} | DV _{DD} | HRDY/ ACLKR1 | HHWIL/ AFSR1 |
| G | TOUT0/ AXR0[2] | TINPO/ AXR0[3] | CLKX0/ ACLKX0 | V _{SS} | | | | | | | | | | | | | V _{SS} | HCNTL0/ AXR1[3] | HCNTL1/ AXR1[1] | HR/W/ AXR1[0] |
| F | TOUT1/ AXR0[4] | TINP1/ AHCLKX0 | DV _{DD} | CV _{DD} | | | | | | | | | | | | | CV _{DD} | HDS2/ AXR1[5] | V _{SS} | HCS/ AXR1[2] |
| Е | CLKS1/ SCL1 | V _{SS} | GP[7] (EXT_INT7) | V _{SS} | | | | | | | | | | | | | V _{SS} | HAS/ ACLKX1 | HD\$1/ AXR1[6] | HD0/ AXR1[4] |
| D | DV _{DD} | GP[6] (EXT_INT6) | EMU2 | V _{SS} | CV _{DD} | CV _{DD} | RSV | V _{SS} | EMU0 | CLKOUT3 | CV _{DD} | RSV | V _{SS} | CV _{DD} | CV _{DD} | DV _{DD} | V _{SS} | HD2/ AFSX1 | DV _{DD} | HD1/ AXR1[7] |
| С | GP[5] (EXT_INT5)/ AMUTEIN0 | GP[4]/ (EXT_INT4)/ AMUTEIN1 | CV _{DD} | CLK MODE0 | PLLHV | V _{SS} | CV _{DD} | V _{SS} | V _{SS} | DV _{DD} | EMU4 | RSV | NMI | HD14/ GP[14] | HD12/ GP[12] | HD9/ GP[9] | HD6/ AHCLKR1 | CV _{DD} | HD4/ GP[0] | HD3/ AMUTE1 |
| В | V _{SS} | CV _{DD} | DV _{DD} | V _{SS} | RSV | TRST | TMS | DV _{DD} | EMU1 | EMU3 | RSV | EMU5 | DV _{DD} | HD15/ GP[15] | V _{SS} | HD10/ GP[10] | HD8/ GP[8] | HD5/ AHCLKX1 | CV _{DD} | V _{SS} |
| А | V _{SS} | V _{SS} | CLKIN | CV _{DD} | RSV | тск | TDI | TDO | CV _{DD} | CV _{DD} | V _{SS} | RSV | RESET | V _{SS} | HD13/ GP[13] | HD11/ GP[11] | DV _{DD} | HD7/ GP[3] | V _{SS} | V _{SS} |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |

1 2 3 4 5 6 7

Shading denotes the GDP package pin functions that drop out on the PYP package.

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

Table 1. Terminal Assignments for the 272-Ball GDP and ZDP Packages (in Order of Ball No.)

| BALL NO. | SIGNAL NAME | BALL NO. | SIGNAL NAME | |
|----------|---|----------|--------------------------|--|
| A1 | VSS | C1 | GP[5](EXT_INT5)/AMUTEIN0 | |
| A2 | VSS | C2 | GP[4](EXT_INT4)/AMUTEIN1 | |
| A3 | CLKIN | C3 | CV _{DD} | |
| A4 | CV _{DD} | C4 | CLKMODE0 | |
| A5 | RSV | C5 | PLLHV | |
| A6 | TCK | C6 | V _{SS} | |
| A7 | TDI | C7 | CV _{DD} | |
| A8 | TDO | C8 | V _{SS} | |
| A9 | CV_{DD} | C9 | V _{SS} | |
| A10 | CV _{DD} | C10 | DV_DD | |
| A11 | V _{SS} | C11 | EMU4 | |
| A12 | RSV [connect directly to CV _{DD}] | C12 | RSV | |
| A13 | RESET | C13 | NMI | |
| A14 | VSS | C14 | HD14/GP[14] | |
| A15 | HD13/GP[13] | C15 | HD12/GP[12] | |
| A16 | HD11/GP[11] | C16 | HD9/GP[9] | |
| A17 | DV_DD | C17 | HD6/AHCLKR1 | |
| A18 | HD7/GP[3] | C18 | CV _{DD} | |
| A19 | VSS | C19 | HD4/GP[0] | |
| A20 | VSS | C20 | HD3/AMUTE1 | |
| B1 | VSS | D1 | DV_DD | |
| B2 | CV _{DD} | D2 | GP[6](EXT_INT6) | |
| B3 | DV_DD | D3 | EMU2 | |
| B4 | V _{SS} | D4 | V _{SS} | |
| B5 | RSV | D5 | CV _{DD} | |
| B6 | TRST | D6 | CV _{DD} | |
| B7 | TMS | D7 | RSV | |
| B8 | DV_DD | D8 | Vss | |
| B9 | EMU1 | D9 | EMU0 | |
| B10 | EMU3 | D10 | CLKOUT3 | |
| B11 | RSV [connect directly to V _{SS}] | D11 | CV _{DD} | |
| B12 | EMU5 | D12 | RSV | |
| B13 | DV_DD | D13 | Vss | |
| B14 | HD15/GP[15] | D14 | CV _{DD} | |
| B15 | Vss | D15 | CV _{DD} | |
| B16 | HD10/GP[10] | D16 | DV _{DD} | |
| B17 | HD8/GP[8] | D17 | V _{SS} | |
| B18 | HD5/AHCLKX1 | D18 | HD2/AFSX1 | |
| B19 | CV _{DD} | D19 | DV _{DD} | |
| B20 | Vss | D20 | HD1/AXR1[7] | |



Table 1. Terminal Assignments for the 272-Ball GDP and ZDP Package (in Order of Ball No.) (Continued)

| E1 CLKS1/SCL1 J17 HOLD E2 VSS J18 HOLDA E3 GP[7](EXT_INT7) J19 BUSREQ E4 VSS J20 HINT/GP[1] E17 VSS K1 CVDD E18 HAS/ACLKX1 K2 VSS E19 HDS1/AXR1[6] K3 CLKS0/AHCLKR0 E20 HD0/AXR1[4] K4 CVDD F1 TOUT1/AXR0[4] K9 VSS F2 TINP1/AHCLKX0 K10 VSS F3 DVDD K11 VSS |
|--|
| E3 GP[7](EXT_INT7) J19 BUSREQ E4 V _{SS} J20 HINT/GP[1] E17 V _{SS} K1 CV _{DD} E18 HAS/ACLKX1 K2 V _{SS} E19 HDS1/AXR1[6] K3 CLKS0/AHCLKR0 E20 HD0/AXR1[4] K4 CV _{DD} F1 TOUT1/AXR0[4] K9 V _{SS} F2 TINP1/AHCLKX0 K10 V _{SS} |
| E4 VSS J20 HINT/GP[1] E17 VSS K1 CVDD E18 HAS/ACLKX1 K2 VSS E19 HDS1/AXR1[6] K3 CLKS0/AHCLKR0 E20 HD0/AXR1[4] K4 CVDD F1 TOUT1/AXR0[4] K9 VSS F2 TINP1/AHCLKX0 K10 VSS |
| E17 VSS K1 CVDD E18 HAS/ACLKX1 K2 VSS E19 HDS1/AXR1[6] K3 CLKS0/AHCLKR0 E20 HD0/AXR1[4] K4 CVDD F1 TOUT1/AXR0[4] K9 VSS F2 TINP1/AHCLKX0 K10 VSS |
| E18 HAS/ACLKX1 K2 VSS E19 HDS1/AXR1[6] K3 CLKS0/AHCLKR0 E20 HD0/AXR1[4] K4 CVDD F1 TOUT1/AXR0[4] K9 VSS F2 TINP1/AHCLKX0 K10 VSS |
| E19 HDS1/AXR1[6] K3 CLKS0/AHCLKR0 E20 HD0/AXR1[4] K4 CV _{DD} F1 TOUT1/AXR0[4] K9 V _{SS} F2 TINP1/AHCLKX0 K10 V _{SS} |
| E20 HD0/AXR1[4] K4 CV _{DD} F1 TOUT1/AXR0[4] K9 V _{SS} F2 TINP1/AHCLKX0 K10 V _{SS} |
| F1 TOUT1/AXR0[4] K9 VSS F2 TINP1/AHCLKX0 K10 VSS |
| F2 TINP1/AHCLKX0 K10 V _{SS} |
| |
| F3 DVpp K11 Vcc |
| י טטייט אין |
| F4 CV _{DD} K12 V _{SS} |
| F17 CV _{DD} K17 CV _{DD} |
| F18 HDS2/AXR1[5] K18 ED0 |
| F19 V _{SS} K19 ED1 |
| F20 HCS/AXR1[2] K20 V _{SS} |
| G1 TOUT0/AXR0[2] L1 FSX1 |
| G2 TINP0/AXR0[3] L2 DX1/AXR0[5] |
| G3 CLKX0/ACLKX0 L3 CLKX1/AMUTE0 |
| G4 V _{SS} L4 CV _{DD} |
| G17 V _{SS} L9 V _{SS} |
| G18 HCNTL0/AXR1[3] L10 V _{SS} |
| G19 HCNTL1/AXR1[1] L11 V _{SS} |
| G20 $HR/\overline{W}/AXR1[0]$ L12 V_{SS} |
| H1 FSX0/AFSX0 L17 CV _{DD} |
| H2 DX0/AXR0[1] L18 ED2 |
| H3 CLKR0/ACLKR0 L19 ED3 |
| H4 V _{SS} L20 CV _{DD} |
| H17 V _{SS} M1 CLKR1/AXR0[6] |
| H18 DV _{DD} M2 DR1/SDA1 |
| H19 HRDY/ACLKR1 M3 FSR1/AXR0[7] |
| H20 HHWIL/AFSR1 M4 V _{SS} |
| J1 DR0/AXR0[0] M9 V _{SS} |
| J2 DV _{DD} M10 V _{SS} |
| J3 FSR0/AFSR0 M11 V _{SS} |
| J4 V _{SS} M12 V _{SS} |
| J9 V _{SS} M17 V _{SS} |
| J10 V _{SS} M18 DV _{DD} |
| J11 V _{SS} M19 ED4 |
| · · · 1,29 |



TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

Table 1. Terminal Assignments for the 272-Ball GDP and ZDP Package (in Order of Ball No.) (Continued)

| BALL NO. | SIGNAL NAME | BALL NO. | SIGNAL NAME | |
|----------|------------------|----------|------------------|--|
| N1 | SCL0 | U9 | V _{SS} | |
| N2 | SDA0 | U10 | CV _{DD} | |
| N3 | ED31 | U11 | CV _{DD} | |
| N4 | V _{SS} | U12 | DV_DD | |
| N17 | VSS | U13 | V _{SS} | |
| N18 | ED6 | U14 | CV _{DD} | |
| N19 | ED7 | U15 | CV _{DD} | |
| N20 | ED8 | U16 | DV_DD | |
| P1 | ED28 | U17 | V _{SS} | |
| P2 | ED29 | U18 | EA21 | |
| P3 | ED30 | U19 | BE1 | |
| P4 | V _{SS} | U20 | V _{SS} | |
| P17 | V _{SS} | V1 | ED20 | |
| P18 | ED9 | V2 | ED19 | |
| P19 | V _{SS} | V3 | CV _{DD} | |
| P20 | ED10 | V4 | ED16 | |
| R1 | DV_DD | V5 | BE3 | |
| R2 | ED27 | V6 | CE3 | |
| R3 | ED26 | V7 | EA3 | |
| R4 | CV _{DD} | V8 | EA5 | |
| R17 | CV _{DD} | V9 | EA8 | |
| R18 | DV_DD | V10 | EA10 | |
| R19 | ED11 | V11 | ARE/SDCAS/SSADS | |
| R20 | ED12 | V12 | AWE/SDWE/SSWE | |
| T1 | ED24 | V13 | DV_DD | |
| T2 | ED25 | V14 | EA12 | |
| Т3 | DV_DD | V15 | DV_DD | |
| T4 | VSS | V16 | EA17 | |
| T17 | V _{SS} | V17 | CE0 | |
| T18 | ED13 | V18 | CV _{DD} | |
| T19 | ED15 | V19 | DV _{DD} | |
| T20 | ED14 | V20 | BE0 | |
| U1 | ED22 | W1 | VSS | |
| U2 | ED21 | W2 | CV _{DD} | |
| U3 | ED23 | W3 | DV _{DD} | |
| U4 | VSS | W4 | ED17 | |
| U5 | DV _{DD} | W5 | V _{SS} | |
| U6 | CV _{DD} | W6 | CE2 | |
| U7 | DV_DD | W7 | EA4 | |
| U8 | VSS | W8 | EA6 | |



TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR


SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

Table 1. Terminal Assignments for the 272-Ball GDP and ZDP Package (in Order of Ball No.) (Continued)

| BALL NO. | BALL NO. SIGNAL NAME | | SIGNAL NAME | |
|----------|----------------------|-----|-----------------|--|
| W9 | DV _{DD} | Y5 | ARDY | |
| W10 | AOE/SDRAS/SSOE | Y6 | EA2 | |
| W11 | V _{SS} | Y7 | DV_DD | |
| W12 | DV_DD | Y8 | EA7 | |
| W13 | EA11 | Y9 | EA9 | |
| W14 | EA13 | Y10 | ECLKOUT | |
| W15 | EA15 | Y11 | ECLKIN | |
| W16 | V _{SS} | Y12 | CLKOUT2/GP[2] | |
| W17 | EA19 | Y13 | V _{SS} | |
| W18 | CE1 | Y14 | EA14 | |
| W19 | CV _{DD} | Y15 | EA16 | |
| W20 | V _{SS} | Y16 | EA18 | |
| Y1 | V _{SS} | Y17 | DV_DD | |
| Y2 | V _{SS} | Y18 | EA20 | |
| Y3 | ED18 | Y19 | V _{SS} | |
| Y4 | BE2 | Y20 | V _{SS} | |

PYP PowerPAD™ QFP package (top view)

PYP 208-PIN PowerPAD™ PLASTIC QUAD FLATPACK (PQFP) (TOP VIEW)



NOTE: All linear dimensions are in millimeters. This pad is electrically and thermally connected to the backside of the die. For the TMS320C6713B 208-Pin PowerPAD plastic quad flatpack, the external thermal pad dimensions are: 7.2 x 7.2 mm and the thermal pad is externally flush with the mold compound.



description

The TMS320C67x™ DSPs (including the TMS320C6713B device[†]) compose the floating-point DSP generation in the TMS320C6000™ DSP platform. The C6713B device is based on the high-performance, advanced very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making this DSP an excellent choice for multichannel and multifunction applications.

Operating at 225 MHz, the C6713B delivers up to 1350 million floating-point operations per second (MFLOPS), 1800 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 450 million multiply-accumulate operations per second (MMACS).

Operating at 300 MHz, the C6713B delivers up to 1800 million floating-point operations per second (MFLOPS), 2400 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 600 million multiply-accumulate operations per second (MMACS).

The C6713B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 4K-byte direct-mapped cache and the Level 1 data cache (L1D) is a 4K-byte 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 256K-byte memory space that is shared between program and data space. 64K bytes of the 256K bytes in L2 memory can be configured as mapped memory, cache, or combinations of the two. The remaining 192K bytes in L2 serves as mapped SRAM.

The C6713B has a rich peripheral set that includes two Multichannel Audio Serial Ports (McASPs), two Multichannel Buffered Serial Ports (McBSPs), two Inter-Integrated Circuit (I2C) buses, one dedicated General-Purpose Input/Output (GPIO) module, two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM, and asynchronous peripherals.

The two McASP interface modules each support one transmit and one receive clock zone. Each of the McASP has eight serial data pins which can be individually allocated to any of the two zones. The serial port supports time-division multiplexing on each pin from 2 to 32 time slots. The C6713B has sufficient bandwidth to support all 16 serial data pins transmitting a 192 kHz stereo signal. Serial data in each zone may be transmitted and received on multiple serial data pins simultaneously and formatted in a multitude of variations on the Philips Inter-IC Sound (I2S) format.

In addition, the McASP transmitter may be programmed to output multiple S/PDIF, IEC60958, AES-3, CP-430 encoded data channels simultaneously, with a single RAM containing the full implementation of user data and channel status fields.

The McASP also provides extensive error-checking and recovery features, such as the bad clock detection circuit for each high-frequency master clock which verifies that the master clock is within a programmed frequency range.

The two I2C ports on the TMS320C6713B allow the DSP to easily control peripheral devices and communicate with a host processor. In addition, the standard multichannel buffered serial port (McBSP) may be used to communicate with serial peripheral interface (SPI) mode peripheral devices.

The TMS320C6713B device has two bootmodes: from the HPI or from external asynchronous ROM. For more detailed information, see the *bootmode* section of this data sheet.

The TMS320C67x DSP generation is supported by the TI eXpressDSP™ set of industry benchmark development tools, including a highly optimizing C/C++ Compiler, the Code Composer Studio™ Integrated Development Environment (IDE), JTAG-based emulation and real-time debugging, and the DSP/BIOS™ kernel.

TMS320C6000, eXpressDSP, Code Composer Studio, and DSP/BIOS are trademarks of Texas Instruments. † Throughout the remainder of this document, TMS320C6713B shall be referred to as C6713B or 13B.



device characteristics

Table 2 provides an overview of the C6713B DSP. The table shows significant features of the device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count. For more details on the C67x™ DSP device part numbers and part numbering, see Figure 12.

Table 2. Characteristics of the C6713B Processor

| HARDWARE FE | ATURES | INTERNAL CLOCK | C671 (FLOATING-P | | |
|--|--|------------------------------|--|--|--|
| | | SOURCE | GDP/ZDP | PYP | |
| Peripherals | EMIF | SYSCLK3 or ECLKIN | 1 (32 bit) | 1 (16 bit) | |
| Not all parinhard pine are | EDMA (16 Channels) | CPU clock frequency | 1 | | |
| Not all peripheral pins are available at the same | HPI (16 bit) | SYSCLK2 | 1 | | |
| time. (For more details, | McASPs | AUXCLK, SYSCLK2 [†] | 2 | | |
| see the Device Configurations section.) | I2Cs | SYSCLK2 | 2 | | |
| | McBSPs | SYSCLK2 | 2 | | |
| Peripheral performance is dependent on chip-level | 32-Bit Timers | 1/2 of SYSCLK2 | 2 | | |
| configuration. | GPIO Module | SYSCLK2 | 1 | | |
| | Size (Bytes) | | 264 | K | |
| On-Chip Memory | Organization | | 4K-Byte (4KB) L1 Program (L1P) Cache 4KB L1 Data (L1D) Cache 64KB Unified L2 Cache/Mapped RAM 192KB L2 Mapped RAM | | |
| CPU ID+CPU Rev ID | Control Status Re | egister (CSR.[31:16]) | 0x0203 | | |
| BSDL File | For the C6713B BSDL file, contact your Field Sales Representative. | | | | |
| Frequency | MHz | | 300, 225, 200 | 225, 200, 167 | |
| Cycle Time | ns | | 3.3 ns (GDP-300, ZDP-300) 4.4 ns (GDP-225, ZDP-225) 5 ns (GDP A -200, ZDP A -200) | 5 ns (PYP-200) 4.4 ns (PYP-225) 6 ns (PYP A -167) 5 ns (PYP A -200) | |
| Voltage | Core (V) | | 1.20 [‡] V 1.4 V (-300) | 1.2 V | |
| | I/O (V) | | 3.3 | V | |
| Clock Generator Options | Prescaler Multiplier Postscaler | Multiplier x4, x5, x6,, x25 | | | |
| Badana | 27 x 27 mm | | 272-Ball BGA (GDP) 272-Ball BGA (ZDP) | - | |
| Packages | 28 x 28 mm | | _ 208-Pin PowerPAD™ PQFP (PYP) | | |
| Process Technology | μm | | 0.1 | 3 | |
| Product Status Product Preview (PP) Advance Information (AI) Production Data (PD) | | | PD | <u> </u> | |

[†] AUXCLK is the McASP internal high-frequency clock source for serial transfers. SYSCLK2 is the McASP system clock used for the clock check (high-frequency) circuit.


C67x is a trademark of Texas Instruments.



[‡]This value is compatible with existing 1.26-V designs.

[§] PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

functional block and CPU (DSP core) diagram



† In addition to fixed-point instructions, these functional units execute floating-point instructions.

EMIF interfaces to:

McBSPs interface to:

McASPs interface to:

-SDRAM

-SPI Control Port

-I2S Multichannel ADC, DAC, Codec, DIR

-SBSRAM

-High-Speed TDM Codecs

-DIT: Multiple Outputs

–SRAM,–ROM/Flash, and

-AC97 Codecs

-I/O devices

-Serial EEPROM



TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

CPU (DSP core) description

The TMS320C6713B floating-point digital signal processor is based on the C67x CPU. The CPU fetches advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C67x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see the functional block and CPU diagram and Figure 1). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.


The C67x CPU executes all C62x instructions. In addition to C62x fixed-point instructions, the six out of eight functional units (.L1, .S1, .M1, .M2, .S2, and .L2) also execute floating-point instructions. The remaining two functional units (.D1 and .D2) also execute the new LDDW instruction which loads 64 bits per CPU side for a total of 128 bits per cycle.

Another key feature of the C67x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C67x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.



CPU (DSP core) description (continued)



[†] In addition to fixed-point instructions, these functional units execute floating-point instructions.

Figure 1. TMS320C67x™ CPU (DSP Core) Data Paths



memory map summary

Table 3 shows the memory map address ranges of the device.

Table 3. Memory Map Summary

| MEMORY BLOCK DESCRIPTION | BLOCK SIZE (BYTES) | HEX ADDRESS RANGE |
|--|--------------------|-----------------------|
| Internal RAM (L2) | 192K | 0000 0000 – 0002 FFFF |
| Internal RAM/Cache | 64K | 0003 0000 – 0003 FFFF |
| Reserved | 24M – 256K | 0004 0000 – 017F FFFF |
| External Memory Interface (EMIF) Registers | 256K | 0180 0000 - 0183 FFFF |
| L2 Registers | 128K | 0184 0000 - 0185 FFFF |
| Reserved | 128K | 0186 0000 - 0187 FFFF |
| HPI Registers | 256K | 0188 0000 - 018B FFFF |
| McBSP 0 Registers | 256K | 018C 0000 - 018F FFFF |
| McBSP 1 Registers | 256K | 0190 0000 - 0193 FFFF |
| Timer 0 Registers | 256K | 0194 0000 – 0197 FFFF |
| Timer 1 Registers | 256K | 0198 0000 - 019B FFFF |
| Interrupt Selector Registers | 512 | 019C 0000 - 019C 01FF |
| Device Configuration Registers | 4 | 019C 0200 - 019C 0203 |
| Reserved | 256K – 516 | 019C 0204 - 019F FFFF |
| EDMA RAM and EDMA Registers | 256K | 01A0 0000 - 01A3 FFFF |
| Reserved | 768K | 01A4 0000 - 01AF FFFF |
| GPIO Registers | 16K | 01B0 0000 - 01B0 3FFF |
| Reserved | 240K | 01B0 4000 - 01B3 FFFF |
| I2C0 Registers | 16K | 01B4 0000 - 01B4 3FFF |
| I2C1 Registers | 16K | 01B4 4000 - 01B4 7FFF |
| Reserved | 16K | 01B4 8000 - 01B4 BFFF |
| McASP0 Registers | 16K | 01B4 C000 - 01B4 FFFF |
| McASP1 Registers | 16K | 01B5 0000 - 01B5 3FFF |
| Reserved | 160K | 01B5 4000 - 01B7 BFFF |
| PLL Registers | 8K | 01B7 C000 - 01B7 DFFF |
| Reserved | 264K | 01B7 E000 – 01BB FFFF |
| Emulation Registers | 256K | 01BC 0000 - 01BF FFFF |
| Reserved | 4M | 01C0 0000 - 01FF FFFF |
| QDMA Registers | 52 | 0200 0000 – 0200 0033 |
| Reserved | 16M – 52 | 0200 0034 – 02FF FFFF |
| Reserved | 720M | 0300 0000 – 2FFF FFFF |
| McBSP0 Data Port | 64M | 3000 0000 - 33FF FFFF |
| McBSP1 Data Port | 64M | 3400 0000 - 37FF FFFF |
| Reserved | 64M | 3800 0000 – 3BFF FFFF |
| McASP0 Data Port | 1M | 3C00 0000 - 3C0F FFFF |
| McASP1 Data Port | 1M | 3C10 0000 - 3C1F FFFF |
| Reserved | 1G + 62M | 3C20 0000 - 7FFF FFFF |
| EMIF CE0 [†] | 256M | 8000 0000 – 8FFF FFFF |
| EMIF CE1 [†] | 256M | 9000 0000 – 9FFF FFFF |
| EMIF CE2 [†] | 256M | A000 0000 – AFFF FFFF |
| EMIF CE3 [†] | 256M | B000 0000 – BFFF FFFF |
| Reserved | 1G | C000 0000 – FFFF FFFF |

[†] The number of EMIF address pins (EA[21:2]) limits the maximum addressable memory (SDRAM) to 128MB per CE space.



L2 memory structure expanded

Figure 2 shows the detail of the L2 memory structure.




Figure 2. L2 Memory Configuration

peripheral register descriptions

Table 4 through Table 17 identify the peripheral registers for the device by their register names, acronyms, and hex address or hex address range. For more detailed information on the register contents, bit names and their descriptions, see the specific peripheral reference guide listed in the *TMS320C6000 DSP Peripherals Overview Reference Guide* (literature number SPRU190).

Table 4. EMIF Registers

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME |
|-----------------------|---------|----------------------------|
| 0180 0000 | GBLCTL | EMIF global control |
| 0180 0004 | CECTL1 | EMIF CE1 space control |
| 0180 0008 | CECTL0 | EMIF CE0 space control |
| 0180 000C | - | Reserved |
| 0180 0010 | CECTL2 | EMIF CE2 space control |
| 0180 0014 | CECTL3 | EMIF CE3 space control |
| 0180 0018 | SDCTL | EMIF SDRAM control |
| 0180 001C | SDTIM | EMIF SDRAM refresh control |
| 0180 0020 | SDEXT | EMIF SDRAM extension |
| 0180 0024 – 0183 FFFF | - | Reserved |

Table 5. L2 Cache Registers

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME |
|-----------------------|----------|--|
| 0184 0000 | CCFG | Cache configuration register |
| 0184 4000 | L2WBAR | L2 writeback base address register |
| 0184 4004 | L2WWC | L2 writeback word count register |
| 0184 4010 | L2WIBAR | L2 writeback-invalidate base address register |
| 0184 4014 | L2WIWC | L2 writeback-invalidate word count register |
| 0184 4020 | L1PIBAR | L1P invalidate base address register |
| 0184 4024 | L1PIWC | L1P invalidate word count register |
| 0184 4030 | L1DWIBAR | L1D writeback-invalidate base address register |
| 0184 4034 | L1DWIWC | L1D writeback-invalidate word count register |
| 0184 5000 | L2WB | L2 writeback all register |
| 0184 5004 | L2WBINV | L2 writeback-invalidate all register |
| 0184 8200 | MAR0 | Controls CE0 range 8000 0000 – 80FF FFFF |
| 0184 8204 | MAR1 | Controls CE0 range 8100 0000 – 81FF FFFF |
| 0184 8208 | MAR2 | Controls CE0 range 8200 0000 – 82FF FFFF |
| 0184 820C | MAR3 | Controls CE0 range 8300 0000 – 83FF FFFF |
| 0184 8240 | MAR4 | Controls CE1 range 9000 0000 – 90FF FFFF |
| 0184 8244 | MAR5 | Controls CE1 range 9100 0000 – 91FF FFFF |
| 0184 8248 | MAR6 | Controls CE1 range 9200 0000 – 92FF FFFF |
| 0184 824C | MAR7 | Controls CE1 range 9300 0000 – 93FF FFFF |
| 0184 8280 | MAR8 | Controls CE2 range A000 0000 – A0FF FFFF |
| 0184 8284 | MAR9 | Controls CE2 range A100 0000 – A1FF FFFF |
| 0184 8288 | MAR10 | Controls CE2 range A200 0000 – A2FF FFFF |
| 0184 828C | MAR11 | Controls CE2 range A300 0000 – A3FF FFFF |
| 0184 82C0 | MAR12 | Controls CE3 range B000 0000 – B0FF FFFF |
| 0184 82C4 | MAR13 | Controls CE3 range B100 0000 – B1FF FFFF |
| 0184 82C8 | MAR14 | Controls CE3 range B200 0000 – B2FF FFFF |
| 0184 82CC | MAR15 | Controls CE3 range B300 0000 – B3FF FFFF |
| 0184 82D0 – 0185 FFFF | - | Reserved |

Table 6. Interrupt Selector Registers

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME | COMMENTS | |
|-----------------------|---------|-----------------------------|---|--|
| 019C 0000 | MUXH | Interrupt multiplexer high | Selects which interrupts drive CPU interrupts 10–15 (INT10–INT15) | |
| 019C 0004 | MUXL | Interrupt multiplexer low | Selects which interrupts drive CPU interrupts 4–9 (INT04–INT09) | |
| 019C 0008 | EXTPOL | External interrupt polarity | Sets the polarity of the external interrupts (EXT_INT4-EXT_INT7) | |
| 019C 000C - 019F FFFF | _ | Reserved | | |

Table 7. Device Registers

| HEX ADDRESS RANGE | ACRONYM | REGIS | STER DESCRIPTION |
|-----------------------|---------|-----------------------------|--|
| 019C 0200 | DEVCFG | Device Configuration | Allows the user to control peripheral selection. This register also offers the user control of the EMIF input clock source. For more detailed information on the device configuration register, see the Device Configurations section of this data sheet. |
| 019C 0204 – 019F FFFF | - | Reserved | |
| N/A | CSR | CPU Control Status Register | Identifies which CPU and defines the silicon revision of the CPU. This register also offers the user control of device operation. For more detailed information on the CPU Control Status Register, see the CPU CSR Register Description section of this data sheet. |

Table 8. EDMA Parameter RAM[†]

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME |
|------------------------|---------|---|
| 01A0 0000 – 01A0 0017 | - | Parameters for Event 0 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0018 - 01A0 002F | - | Parameters for Event 1 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0030 - 01A0 0047 | - | Parameters for Event 2 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0048 - 01A0 005F | - | Parameters for Event 3 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0060 - 01A0 0077 | _ | Parameters for Event 4 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0078 - 01A0 008F | - | Parameters for Event 5 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0090 - 01A0 00A7 | - | Parameters for Event 6 (6 words) or Reload/Link Parameters for other Event |
| 01A0 00A8 - 01A0 00BF | - | Parameters for Event 7 (6 words) or Reload/Link Parameters for other Event |
| 01A0 00C0 - 01A0 00D7 | _ | Parameters for Event 8 (6 words) or Reload/Link Parameters for other Event |
| 01A0 00D8 - 01A0 00EF | - | Parameters for Event 9 (6 words) or Reload/Link Parameters for other Event |
| 01A0 00F0 - 01A0 00107 | - | Parameters for Event 10 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0108 – 01A0 011F | _ | Parameters for Event 11 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0120 - 01A0 0137 | - | Parameters for Event 12 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0138 - 01A0 014F | _ | Parameters for Event 13 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0150 - 01A0 0167 | _ | Parameters for Event 14 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0168 - 01A0 017F | - | Parameters for Event 15 (6 words) or Reload/Link Parameters for other Event |
| 01A0 0180 – 01A0 0197 | - | Reload/link parameters for Event 0–15 |
| 01A0 0198 - 01A0 01AF | - | Reload/link parameters for Event 0–15 |
| | | |
| 01A0 07E0 - 01A0 07F7 | _ | Reload/link parameters for Event 0–15 |
| 01A0 07F8 - 01A0 07FF | - | Scratch pad area (2 words) |

[†] The device has 85 EDMA parameters total: 16 Event/Reload parameters and 69 Reload-only parameters.



peripheral register descriptions (continued)

For more details on the EDMA parameter RAM 6-word parameter entry structure, see Figure 3.




Figure 3. EDMA Channel Parameter Entries (6 Words) for Each EDMA Event

Table 9. EDMA Registers

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME | |
|-----------------------|---------|------------------------------------|--|
| 01A0 0800 - 01A0 FEFC | _ | Reserved | |
| 01A0 FF00 | ESEL0 | EDMA event selector 0 | |
| 01A0 FF04 | ESEL1 | EDMA event selector 1 | |
| 01A0 FF08 – 01A0 FF0B | _ | Reserved | |
| 01A0 FF0C | ESEL3 | EDMA event selector 3 | |
| 01A0 FF1F - 01A0 FFDC | - | Reserved | |
| 01A0 FFE0 | PQSR | Priority queue status register | |
| 01A0 FFE4 | CIPR | Channel interrupt pending register | |
| 01A0 FFE8 | CIER | Channel interrupt enable register | |
| 01A0 FFEC | CCER | Channel chain enable register | |
| 01A0 FFF0 | ER | Event register | |
| 01A0 FFF4 | EER | Event enable register | |
| 01A0 FFF8 | ECR | Event clear register | |
| 01A0 FFFC | ESR | Event set register | |
| 01A1 0000 – 01A3 FFFF | - | Reserved | |

Table 10. Quick DMA (QDMA) and Pseudo Registers†

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME | |
|-----------------------|---------|--|--|
| 0200 0000 | QOPT | QDMA options parameter register | |
| 0200 0004 | QSRC | QDMA source address register | |
| 0200 0008 | QCNT | QDMA frame count register | |
| 0200 000C | QDST | QDMA destination address register | |
| 0200 0010 | QIDX | QDMA index register | |
| 0200 0014 - 0200 001C | - | Reserved | |
| 0200 0020 | QSOPT | QDMA pseudo options register | |
| 0200 0024 | QSSRC | QDMA pseudo source address register | |
| 0200 0028 | QSCNT | QDMA pseudo frame count register | |
| 0200 002C | QSDST | QDMA pseudo destination address register | |
| 0200 0030 | QSIDX | QDMA pseudo index register | |

[†] All the QDMA and Pseudo registers are write-accessible only

Table 11. PLL Controller Registers

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME | | |
|-----------------------|---------|--|--|--|
| 01B7 C000 | PLLPID | Peripheral identification register (PID) [0x00010801 for PLL Controller] | | |
| 01B7 C004 - 01B7 C0FF | - | Reserved | | |
| 01B7 C100 | PLLCSR | PLL control/status register | | |
| 01B7 C104 – 01B7 C10F | - | Reserved | | |
| 01B7 C110 | PLLM | PLL multiplier control register | | |
| 01B7 C114 | PLLDIV0 | PLL controller divider 0 register | | |
| 01B7 C118 | PLLDIV1 | PLL controller divider 1 register | | |
| 01B7 C11C | PLLDIV2 | PLL controller divider 2 register | | |
| 01B7 C120 | PLLDIV3 | PLL controller divider 3 register | | |
| 01B7 C124 | OSCDIV1 | Oscillator divider 1 register | | |
| 01B7 C128 – 01B7 DFFF | _ | Reserved | | |

Table 12. McASP0 and McASP1 Registers

| HEX ADDRE | ESS RANGE | 40000000 | 2500552 | |
|-----------------------|-----------------------|---|---|--|
| McASP0 | McASP1 | ACRONYM | REGISTER NAME | |
| 3C00 0000 – 3C00 FFFF | 3C10 0000 – 3C10 FFFF | RBUF/XBUFx | McASPx receive buffer or McASPx transmit buffer via the Peripheral Data Bus. (Used when RSEL or XSEL bits = 0 [these bits are locate in the RFMT or XFMT registers, respectively].) | |
| 01B4 C000 | 01B5 0000 | MCASPPIDx Peripheral Identification register [0x00100101 for McASP0 and for McASP1] | | |
| 01B4 C004 | 01B5 0004 | PWRDEMUx | Power down and emulation management register | |
| 01B4 C008 | 01B5 0008 | - | Reserved | |
| 01B4 C00C | 01B5 000C | - | Reserved | |
| 01B4 C010 | 01B5 0010 | PFUNCx | Pin function register | |
| 01B4 C014 | 01B5 0014 | PDIRx | Pin direction register | |
| 01B4 C018 | 01B5 0018 | PDOUTx | Pin data out register | |
| 01B4 C01C | 01B5 001C | PDIN/PDSETx | Pin data in / data set register Read returns: PDIN Writes affect: PDSET | |
| 01B4 C020 | 01B5 0020 | PDCLRx | Pin data clear register | |
| 01B4 C024 - 01B4 C040 | 01B5 0024 - 01B5 0040 | - | Reserved | |
| 01B4 C044 | 01B5 0044 | GBLCTLx | Global control register | |
| 01B4 C048 | 01B5 0048 | AMUTEx | Mute control register | |
| 01B4 C04C | 01B5 004C | DLBCTLx | Digital Loop-back control register | |
| 01B4 C050 | 01B5 0050 | DITCTLx | DIT mode control register | |
| 01B4 C054 - 01B4 C05C | 01B5 0054 - 01B5 005C | - | Reserved | |
| 01B4 C060 | 01B5 0060 | RGBLCTLx | Alias of GBLCTL containing only Receiver Reset bits, allows transmit to be reset independently from receive. | |
| 01B4 C064 | 01B5 0064 | RMASKx | Receiver format unit bit mask register | |
| 01B4 C068 | 01B5 0068 | RFMTx | Receive bit stream format register | |
| 01B4 C06C | 01B5 006C | AFSRCTLx | Receive frame sync control register | |
| 01B4 C070 | 01B5 0070 | ACLKRCTLx | Receive clock control register | |
| 01B4 C074 | 01B5 0074 | AHCLKRCTLx | High-frequency receive clock control register | |
| 01B4 C078 | 01B5 0078 | RTDMx | Receive TDM slot 0–31 register | |
| 01B4 C07C | 01B5 007C | RINTCTLx | Receiver interrupt control register | |
| 01B4 C080 | 01B5 0080 | RSTATx | Status register – Receiver | |
| 01B4 C084 | 01B5 0084 | RSLOTx | Current receive TDM slot register | |
| 01B4 C088 | 01B5 0088 | RCLKCHKx | Receiver clock check control register | |
| 01B4 C08C - 01B4 C09C | 01B5 008C - 01B5 009C | - Reserved | | |
| 01B4 C0A0 | 01B5 00A0 | XGBLCTLx | Alias of GBLCTL containing only Transmitter Reset bits, allows transmit to be reset independently from receive. | |
| 01B4 C0A4 | 01B5 00A4 | XMASKx | Transmit format unit bit mask register | |
| 01B4 C0A8 | 01B5 00A8 | XFMTx | Transmit bit stream format register | |
| 01B4 C0AC | 01B5 00AC | AFSXCTLx | Transmit frame sync control register | |
| 01B4 C0B0 | 01B5 00B0 | ACLKXCTLx | Transmit clock control register | |
| 01B4 C0B4 | 01B5 00B4 | AHCLKXCTLx | High-frequency Transmit clock control register | |



Table 12. McASP0 and McASP1 Registers (Continued)

| HEX ADDRESS RANGE | | | | |
|-----------------------|-----------------------|--|---|--|
| McASP0 | McASP1 | ACRONYM | REGISTER NAME | |
| 01B4 C0B8 | 01B5 00B8 | XTDMx | Transmit TDM slot 0–31 register | |
| 01B4 C0BC | 01B5 00BC | XINTCTLx | Transmit interrupt control register | |
| 01B4 C0C0 | 01B5 00C0 | XSTATx | Status register – Transmitter | |
| 01B4 C0C4 | 01B5 00C4 | XSLOTx | Current transmit TDM slot | |
| 01B4 C0C8 | 01B5 00C8 | XCLKCHKx | Transmit clock check control register | |
| 01B4 C0D0 - 01B4 C0FC | 01B5 00CC - 01B5 00FC | _ | Reserved | |
| 01B4 C100 | 01B5 0100 | DITCSRA0x | Left (even TDM slot) channel status register file | |
| 01B4 C104 | 01B5 0104 | DITCSRA1x | Left (even TDM slot) channel status register file | |
| 01B4 C108 | 01B5 0108 | DITCSRA2x | Left (even TDM slot) channel status register file | |
| 01B4 C10C | 01B5 010C | DITCSRA3x | Left (even TDM slot) channel status register file | |
| 01B4 C110 | 01B5 0110 | DITCSRA4x | Left (even TDM slot) channel status register file | |
| 01B4 C114 | 01B5 0114 | DITCSRA5x | Left (even TDM slot) channel status register file | |
| 01B4 C118 | 01B5 0118 | DITCSRB0x | Right (odd TDM slot) channel status register file | |
| 01B4 C11C | 01B5 011C | DITCSRB1x | Right (odd TDM slot) channel status register file | |
| 01B4 C120 | 01B5 0120 | DITCSRB2x | Right (odd TDM slot) channel status register file | |
| 01B4 C124 | 01B5 0124 | DITCSRB3x | Right (odd TDM slot) channel status register file | |
| 01B4 C128 | 01B5 0128 | DITCSRB4x | Right (odd TDM slot) channel status register file | |
| 01B4 C12C | 01B5 012C | DITCSRB5x | Right (odd TDM slot) channel status register file | |
| 01B4 C130 | 01B5 0130 | DITUDRA0x | x Left (even TDM slot) user data register file | |
| 01B4 C134 | 01B5 0134 | DITUDRA1x Left (even TDM slot) user data register file | | |
| 01B4 C138 | 01B5 0138 | DITUDRA2x Left (even TDM slot) user data register file | | |
| 01B4 C13C | 01B5 013C | DITUDRA3x Left (even TDM slot) user data register file | | |
| 01B4 C140 | 01B5 0140 | DITUDRA4x Left (even TDM slot) user data register file | | |
| 01B4 C144 | 01B5 0144 | DITUDRA5x Left (even TDM slot) user data register file | | |
| 01B4 C148 | 01B5 0148 | DITUDRB0x Right (odd TDM slot) user data register file | | |
| 01B4 C14C | 01B5 014C | DITUDRB1x | Right (odd TDM slot) user data register file | |
| 01B4 C150 | 01B5 0150 | DITUDRB2x | Right (odd TDM slot) user data register file | |
| 01B4 C154 | 01B5 0154 | DITUDRB3x | Right (odd TDM slot) user data register file | |
| 01B4 C158 | 01B5 0158 | DITUDRB4x | Right (odd TDM slot) user data register file | |
| 01B4 C15C | 01B5 015C | DITUDRB5x | Right (odd TDM slot) user data register file | |
| 01B4 C160 - 01B4 C17C | 01B5 0160 - 01B5 017C | - | Reserved | |
| 01B4 C180 | 01B5 0180 | SRCTL0x | Serializer 0 control register | |
| 01B4 C184 | 01B5 0184 | SRCTL1x | Serializer 1 control register | |
| 01B4 C188 | 01B5 0188 | SRCTL2x | Serializer 2 control register | |
| 01B4 C18C | 01B5 018C | SRCTL3x Serializer 3 control register | | |
| 01B4 C190 | 01B5 0190 | SRCTL4x | Serializer 4 control register | |
| 01B4 C194 | 01B5 0194 | SRCTL5x | Serializer 5 control register | |
| 01B4 C198 | 01B5 0198 | SRCTL6x | Serializer 6 control register | |
| 01B4 C19C | 01B5 019C | SRCTL7x | Serializer 7 control register | |
| 01B4 C1A0 - 01B4 C1FC | 01B5 01A0 - 01B5 01FC | - Reserved | | |



Table 12. McASP0 and McASP1 Registers (Continued)

| HEX ADDRESS RANGE | | | DEGISTED WANT | |
|-----------------------|-----------------------|---|---|--|
| McASP0 | McASP1 | ACRONYM | REGISTER NAME | |
| 01B4 C200 | 01B5 0200 | XBUF0x | Transmit Buffer for Serializer 0 through configuration bus [†] | |
| 01B4 C204 | 01B5 0204 | XBUF1x | Transmit Buffer for Serializer 1 through configuration bus [†] | |
| 01B4 C208 | 01B5 0208 | XBUF2x | Transmit Buffer for Serializer 2 through configuration bus [†] | |
| 01B4 C20C | 01B5 020C | XBUF3x | Transmit Buffer for Serializer 3 through configuration bus [†] | |
| 01B4 C210 | 01B5 0210 | XBUF4x | Transmit Buffer for Serializer 4 through configuration bus [†] | |
| 01B4 C214 | 01B5 0214 | XBUF5x | Transmit Buffer for Serializer 5 through configuration bus [†] | |
| 01B4 C218 | 01B5 0218 | XBUF6x | Transmit Buffer for Serializer 6 through configuration bus [†] | |
| 01B4 C21C | 01B5 021C | 21C XBUF7x Transmit Buffer for Serializer 7 through configurat | | |
| 01B4 C220 - 01B4 C27C | 01B5 C220 - 01B5 027C | - | Reserved | |
| 01B4 C280 | 01B5 0280 | 01B5 0280 RBUF0x Receive Buffer for Serialize | | |
| 01B4 C284 | 01B5 0284 | 01B5 0284 RBUF1x Receive Buffer for Serializer 1 through config | | |
| 01B4 C288 | 01B5 0288 | RBUF2x Receive Buffer for Serializer 2 through configura | | |
| 01B4 C28C | 01B5 028C | RBUF3x | Receive Buffer for Serializer 3 through configuration bus [‡] | |
| 01B4 C290 | 01B5 0290 | 01B5 0290 RBUF4x Receive Buffer for Serializer 4 through c | | |
| 01B4 C294 | 01B5 0294 | 01B5 0294 RBUF5x Receive Buffer for Serializer 5 through config | | |
| 01B4 C298 | 01B5 0298 | 01B5 0298 RBUF6x Receive Buffer for Serializer 6 through config | | |
| 01B4 C29C | 01B5 029C | RBUF7x Receive Buffer for Serializer 7 through configuration bu | | |
| 01B4 C2A0 - 01B4 FFFF | 01B5 02A0 - 01B5 3FFF | _ | Reserved | |

[†] The transmit buffers for serializers 0 – 7 are accessible to the CPU via the peripheral bus if the XSEL bit = 1 (XFMT register).

Table 13. I2C0 and I2C1 Registers

| HEX ADDRI | HEX ADDRESS RANGE | | DEGISTED DEGSDIPTION | |
|-----------------------|-----------------------|--|---------------------------------------|--|
| I2C0 | I2C1 | ACRONYM | REGISTER DESCRIPTION | |
| 01B4 0000 | 01B4 4000 | I2COARx | I2Cx own address register | |
| 01B4 0004 | 01B4 4004 | I2CIERx | I2Cx interrupt enable register | |
| 01B4 0008 | 01B4 4008 | I2CSTRx | I2Cx interrupt status register | |
| 01B4 000C | 01B4 400C | I2CCLKLx | I2Cx clock low-time divider register | |
| 01B4 0010 | 01B4 4010 | I2CCLKHx | I2Cx clock high-time divider register | |
| 01B4 0014 | 01B4 4014 | I2CCNTx | I2Cx data count register | |
| 01B4 0018 | 01B4 4018 | I2CDRRx I2Cx data receive register | | |
| 01B4 001C | 01B4 401C | I2CSARx I2Cx slave address register | | |
| 01B4 0020 | 01B4 4020 | I2CDXRx I2Cx data transmit register | | |
| 01B4 0024 | 01B4 4024 | I2CMDRx I2Cx mode register | | |
| 01B4 0028 | 01B4 4028 | I2CISRCx | I2Cx interrupt source register | |
| 01B4 002C | 01B4 402C | - | Reserved | |
| 01B4 0030 | 01B4 4030 | I2CPSCx | I2Cx prescaler register | |
| 01B4 0034 | 01B4 4034 | I2CPID10 I2Cx Peripheral Identification register 1 [0x0000 0103] | | |
| 01B4 0038 | 01B4 4038 | I2CPID20 I2Cx Peripheral Identification register 2 [0x0000 0005] | | |
| 01B4 003C - 01B4 3FFF | 01B4 403C - 01B4 7FFF | _ | Reserved | |

[‡] The receive buffers for serializers 0 – 7 are accessible to the CPU via the peripheral bus if the RSEL bit = 1 (RFMT register).

Table 14. HPI Registers

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME | COMMENTS | |
|-----------------------|---------|----------------------|---------------------------------|--|
| - | HPID | HPI data register | Host read/write access only | |
| - | HPIA | HPI address register | Host read/write access only | |
| 0188 0000 | HPIC | HPI control register | Both Host/CPU read/write access | |
| 0188 0004 – 018B FFFF | - | Reserved | | |

Table 15. Timer 0 and Timer 1 Registers

| HEX ADDRESS RANGE | | ACRONYM | REGISTER NAME | COMMENTS |
|-----------------------|-----------------------|---------|--------------------------|---|
| TIMER 0 | TIMER 1 | ACRONTW | REGISTER NAME | COMMENTS |
| 0194 0000 | 0198 0000 | CTLx | Timer x control register | Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin. |
| 0194 0004 | 0198 0004 | PRDx | Timer x period register | Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency. |
| 0194 0008 | 0198 0008 | CNTx | Timer x counter register | Contains the current value of the incrementing counter. |
| 0194 000C – 0197 FFFF | 0198 000C - 019B FFFF | - | Reserved | - |

Table 16. McBSP0 and McBSP1 Registers

| HEX ADDRE | ESS RANGE | 400000044 | DECISTED DESCRIPTION | |
|-----------------------|-----------------------|-----------|---|--|
| McBSP0 | McBSP1 | ACRONYM | REGISTER DESCRIPTION | |
| 018C 0000 | 0190 0000 | DRRx | McBSPx data receive register via Configuration Bus The CPU and EDMA controller can only read this register; they cannot write to it. | |
| 3000 0000 – 33FF FFFF | 3400 0000 – 37FF FFFF | DRRx | McBSPx data receive register via Peripheral Data Bus | |
| 018C 0004 | 0190 0004 | DXRx | McBSPx data transmit register via Configuration Bus | |
| 3000 0000 – 33FF FFFF | 3400 0000 – 37FF FFFF | DXRx | McBSPx data transmit register via Peripheral Data Bus | |
| 018C 0008 | 0190 0008 | SPCRx | McBSPx serial port control register | |
| 018C 000C | 0190 000C | RCRx | McBSPx receive control register | |
| 018C 0010 | 0190 0010 | XCRx | McBSPx transmit control register | |
| 018C 0014 | 0190 0014 | SRGRx | McBSPx sample rate generator register | |
| 018C 0018 | 0190 0018 | MCRx | McBSPx multichannel control register | |
| 018C 001C | 0190 001C | RCERx | McBSPx receive channel enable register | |
| 018C 0020 | 0190 0020 | XCERx | McBSPx transmit channel enable register | |
| 018C 0024 | 0190 0024 | PCRx | McBSPx pin control register | |
| 018C 0028 – 018F FFFF | 0190 0028 – 0193 FFFF | _ | Reserved | |

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR


SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

peripheral register descriptions (continued)

Table 17. GPIO Registers

| HEX ADDRESS RANGE | ACRONYM | REGISTER NAME | |
|-----------------------|---------|----------------------------------|--|
| 01B0 0000 | GPEN | GPIO enable register | |
| 01B0 0004 | GPDIR | GPIO direction register | |
| 01B0 0008 | GPVAL | GPIO value register | |
| 01B0 000C | - | Reserved | |
| 01B0 0010 | GPDH | GPIO delta high register | |
| 01B0 0014 | GPHM | GPIO high mask register | |
| 01B0 0018 | GPDL | GPIO delta low register | |
| 01B0 001C | GPLM | GPIO low mask register | |
| 01B0 0020 | GPGC | GPIO global control register | |
| 01B0 0024 | GPPOL | GPIO interrupt polarity register | |
| 01B0 0028 - 01B0 3FFF | _ | Reserved | |

signal groups description




[†] These external pins are applicable to the GDP and ZDP packages only.

Figure 4. CPU (DSP Core) and Peripheral Signals



[‡] The GP[15:0] pins, through interrupt sharing, are external interrupt capable via GPINT0. For more details, see the External Interrupt Sources section of this data sheet. For more details on interrupt sharing, see the *TMS320C6000 DSP Interrupt Selector Reference Guide* (literature number SPRU646).


[§] All of these pins are external interrupt sources. For more details, see the External Interrupt Sources section of this data sheet. NOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.




[†] The GP[15:0] pins, through interrupt sharing, are external interrupt capable via GPINT0. GP[15:0] are also external EDMA event source capable. For more details, see the External Interrupt Sources and External EDMA Event Sources sections of this data sheet. NOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.

Figure 5. Peripheral Signals








†These external pins are applicable to the GDP and ZDP packages only.

NOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.


Figure 5. Peripheral Signals (Continued)



- NOTES: A. The McASPs' Error Detect function detects underruns, overruns, early/late frame syncs, DMA errors, and external mute input.
 - B. On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.
 - C. Bolded and italicized text within parentheses denotes the function of the pins in an audio system.

Figure 5. Peripheral Signals (Continued)





- NOTES: A. The McASPs' Error Detect function detects underruns, overruns, early/late frame syncs, DMA errors, and external mute input.
 - B. On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.
 - C. Bolded and italicized text within parentheses denotes the function of the pins in an audio system.

Figure 5. Peripheral Signals (Continued)

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

DEVICE CONFIGURATIONS

On the C6713B device, bootmode and certain device configurations/peripheral selections are determined at device reset, while other device configurations/peripheral selections are software-configurable via the device configurations register (DEVCFG) [address location 0x019C0200] after device reset.

device configurations at device reset

Table 18 describes the device configuration pins, which are set up via internal or external pullup/pulldown resistors through the HPI data pins (HD[4:3], HD8, HD12), and CLKMODE0 pin. These configuration pins must be in the desired state until reset is released.

For proper device operation, *do not* oppose the HD [13, 11:9, 7, 1, 0] pins with external pull–ups/pulldowns at reset

For more details on these device configuration pins, see the Terminal Functions table and the Debugging Considerations section of this data sheet.



TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

Table 18. Device Configurations Pins at Device Reset (HD[4:3], HD8, HD12, and CLKMODE0)†

| CONFIGURATION PIN | PYP | GDP/ZDP | FUNCTIONAL DESCRIPTION |
|------------------------|----------|----------|--|
| HD12 [‡] | 168 | C15 | EMIF Big Endian mode correctness (EMIFBE) For a C6713BGDP or C6713BZDP: 0 — The EMIF data will always be presented on the ED[7:0] side of the bus, regardless of the endianess mode (Little/Big Endian). 1 — In Little Endian mode (HD8 =1), the 8-bit or 16-bit EMIF data will be present on the ED[7:0] side of the bus. In Big Endian mode (HD8 =0), the 8-bit or 16-bit EMIF data will be present on the ED[31:24] side of the bus [default]. For a C6713BPYP, when Big Endian mode is selected (LENDIAN = 0), for proper device operation the EMIFBE pin <i>must</i> be externally pulled low. This new functionality does <i>not</i> affect systems using the current default value of HD12=1. For more detailed information on the big endian mode correctness, see the <i>EMIF Big Endian Mode Correctness</i> portion of this data sheet. |
| +ван | 160 | B17 | Device Endian mode (LEND) 0 - System operates in Big Endian mode 1 - System operates in Little Endian mode (default) |
| HD[4:3] (BOOTMODE)‡ | 156, 154 | C19, C20 | Bootmode Configuration Pins (BOOTMODE) 00 - HPI boot/Emulation boot 01 - CE1 width 8-bit, Asynchronous external ROM boot with default timings (default mode) 10 - CE1 width 16-bit, Asynchronous external ROM boot with default timings 11 - CE1 width 32-bit, Asynchronous external ROM boot with default timings For more detailed information on these bootmode configurations, see the bootmode section of this data sheet. |
| CLKMODE0 | 205 | C4 | Clock generator input clock source select 0 - Reserved. Do not use. 1 - CLKIN square wave [default] This pin must be pulled to the correct level even after reset. |

[†] All other HD pins (HD [15, 13, 11:9, 7:5, 2:0]) have pullups/pulldowns (IPUs or IPDs). For proper device operation, *do not* oppose the HD [13, 11:9, 7, 1, 0] pins with external pull–ups/pulldowns at reset; however, the HD[15, 6, 5, 2] pins *can* be opposed and driven during reset.

[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than 4.4 k Ω and 2.0 k Ω , respectively.]

DEVICE CONFIGURATIONS (CONTINUED)

peripheral pin selection at device reset

Some peripherals share the same pins (internally muxed) and are mutually exclusive (i.e., HPI, general-purpose input/output pins GP[15:8, 3, 1, 0] and McASP1).

HPI, McASP1, and GPIO peripherals

The HPI_EN (HD14 pin) is latched at reset. This pin selects whether the HPI peripheral pins or McASP1 peripheral pins and GP[15:8, 3, 1, 0] pins are functionally enabled (see Table 19).

Table 19. HPI EN (HD14 Pin) Peripheral Selection (HPI or McASP1, and Select GPIO Pins)†

| PERIPHERAL PIN SELECTION | | PHERAL SELECTED | DESCRIPTION | |
|---------------------------------|----------|------------------------------|--|--|
| HPI_EN (HD14 Pin) [173, C14] | HPI | McASP1 and GP[15:8,3,1,0] | DESCRIPTION | |
| 0 | | ٧ | HPI_EN = 0 HPI pins are disabled; McASP1 peripheral pins and GP[15:8, 3, 1,0] pins are enabled. All multiplexed HPI/McASP1 and HPI/GPIO pins function as McASP1 and GPIO pins, respectively. To use the GPIO pins, the appropriate bits in the GPEN and GPDIR registers need to be configured. | |
| 1 | √ | | HPI_EN = 1 HPI pins are enabled; McASP1 peripheral pins and GP[15:8, 3, 1,0] pins are disabled [default]. All multiplexed HPI/McASP1 and HPI/GPIO pins function as HPI pins. | |

[†] The HPI_EN (HD[14]) pin *cannot* be controlled via software.




DEVICE CONFIGURATIONS (CONTINUED)

peripheral selection/device configurations via the DEVCFG control register

The device configuration register (DEVCFG) allows the user to control the pin availability of the McBSP0, McBSP1, McASP0, I2C1, and Timer peripherals. The DEVCFG register also offers the user control of the EMIF input clock source and the timer output pins. For more detailed information on the DEVCFG register control bits, see Table 20 and Table 21.

Table 20. Device Configuration Register (DEVCFG) [Address location: 0x019C0200 – 0x019C02FF]



Legend: R/W = Read/Write; -n = value after reset † **Do not** write non-zero values to these bit locations.

Table 21. Device Configuration (DEVCFG) Register Selection Bit Descriptions

| BIT# | NAME | DESCRIPTION | | | |
|------|-----------|---|--|--|--|
| 31:5 | Reserved | Reserved. <i>Do not</i> write non-zero values to these bit locations. | | | |
| 4 | EKSRC | EMIF input clock source bit. Determines which clock signal is used as the EMIF input clock. 0 = SYSCLK3 (from the clock generator) is the EMIF input clock source (default) 1 = ECLKIN external pin is the EMIF input clock source | | | |
| 3 | TOUT1SEL | Timer 1 output (TOUT1) pin function select bit. Selects the pin function of the TOUT1/AXR0[4] external pin independent of the rest of the peripheral selection bits in the DEVCFG register. 0 = The pin functions as a Timer 1 output (TOUT1) pin (default) 1 = The pin functions as the McASP0 transmit/receive data pin 4 (AXR0[4]). The Timer 1 module is still active. | | | |
| 2 | TOUTOSEL | Timer 0 output (TOUT0) pin function select bit. Selects the pin function of the TOUT0/AXR0[2] external pin independent of the rest of the peripheral selection bits in the DEVCFG register. 0 = The pin functions as a Timer 0 output (TOUT0) pin (default) 1 = The pin functions as the McASP0 transmit/receive data pin 2 (AXR0[2]). The Timer 0 module is still active. | | | |
| 1 | MCBSP0DIS | Multichannel Buffered Serial Port 0 (McBSP0) disable bit. Selects whether McBSP0 or the McASP0 multiplexed peripheral pins are enabled or disabled. 0 = McBSP0 peripheral pins are enabled, McASP0 peripheral pins (AHCLKR0, ACLKR0, ACLKX0, AXR0[0], AXR0[1], AFSR0, and AFSX0) are disabled (default). [If the McASP0 data pins are available, the McASP0 peripheral is functional for DIT mode only.] 1 = McBSP0 peripheral pins are disabled, McASP0 peripheral pins (AHCLKR0, ACLKR0, ACLKX0, AXR0[0], AXR0[1], AFSR0, and AFSX0) are enabled. | | | |
| 0 | MCBSP1DIS | Multichannel Buffered Serial Port 1 (McBSP1) disable bit. Selects whether McBSP1 or I2C1 and McASP0 multiplexed peripheral pins are enabled or disabled. 0 = McBSP1 peripheral pins are enabled, I2C1 peripheral pins (SCL1 and SDA1) and McASP0 peripheral pins (AXR0[7:5] and AMUTE0) are disabled (default) 1 = McBSP1 peripheral pins are disabled, I2C1 peripheral pins (SCL1 and SDA1) and McASP0 peripheral pins (AXR0[7:5] and AMUTE0) are enabled. | | | |

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

DEVICE CONFIGURATIONS (CONTINUED)

multiplexed pins

Multiplexed pins are pins that are shared by more than one peripheral and are internally multiplexed. Most of these pins are configured by software via the device configuration register (DEVCFG), and the others (specifically, the HPI pins) are configured by external pullup/pulldown resistors only at reset. The muxed pins that are configured by software can be programmed to switch functionalities at any time. The muxed pins that are configured by external pullup/pulldown resistors are mutually exclusive; only one peripheral has primary control of the function of these pins after reset. Table 22 summarizes the peripheral pins affected by the HPI_EN (HD14 pin) and DEVCFG register. Table 23 identifies the multiplexed pins on the device; shows the default (primary) function and the default settings after reset; and describes the pins, registers, etc. necessary to configure the specific multiplexed functions.



Table 22. Peripheral Pin Selection Matrix[†]

| SELECTION BI | TS | | PERIPHERAL PINS AVAILABILITY | | | | | | | | | |
|---------------------------------|-----------------|---|---|------------------|------------------|-----------------------|-------------|-----------------------|-----------------------|-------------|---|---|
| B I T N A M E | B I T V A L U E | M c A S P 0 [‡] | M c A S P | I 2 C 0 | 1 2 C 1 | M c B S P | M c B S P 1 | T I M E R | T I M E R | H P I | G P I O P I N S | E M - F |
| HPI_EN (boot config pin) | 0 | | AHCLKX1 AHCLKR1 ACLKX1 ACLKR1 AFSX1 AFSR1 AMUTE1 AXR1[0] to AXR1[7] | | | | | | | None | GP[0:1], GP[3], GP[8:15] Plus: GP[2] ctrl'd by GP2EN bit | |
| | 1 | | None | | | | | | | All | NO GP[0:1], GP[3], GP[8:15] | |
| | 0 | None | | | | All | | | | | | |
| MCBSP0DIS (DEVCFG bit) | 1 | ACLKX0 ACLKR0 AFSX0 AFSR0 AHCLKR0 AXR0[0] AXR0[1] | | | | None | | | | | | |
| MCBSP1DIS (DEVCFG bit) | 0 | NO AMUTE0 AXR0[5] AXR0[6] AXR0[7] | | | None | | All | | | | | |
| (DEVOI G DIL) | 1 | AMUTE0 AXR0[5] AXR0[6] AXR0[7] | | | All | | None | | | | | |
| TOUT0SEL | 0 | NO AXR0[2] | | | | | | TOUT0 | | | | |
| (DEVCFG bit) | 1 | AXR0[2] | | | | | | NO TOUT0 | | | | |
| TOUT1SEL | 0 | NO AXR0[4] | | | | | | | TOUT1 | | | |
| (DEVCFG bit) | 1 | AXR0[4] | | | | | | | NO TOUT1 | | | |
| | 0 | | | | | | | | | | | ED[7:0]; HD8 = 1/0 |
| HD12 (boot config pin) § | 1 | | | | | | | | | | | ED[7:0] side [HD8 = 1 (Little)] ED[31:24] side [HD8 = 0 (Big)] |

[†] Gray blocks indicate that the peripheral is not affected by the selection bit.

[§] For more detailed information on endianness correction, see the EMIF Big Endian Mode Correctness portion of this data sheet.



[‡] The McASP0 pins AXR0[3] and AHCLKX0 are shared with the timer input pins TINP0 and TINP1, respectively. See Table 23 for more detailed

Table 23. C6713B Device Multiplexed/Shared Pins

| MULTIPLEXED PIN | IS | | DEFAULT | | | | |
|--|----------|-------------|------------------------------------|---|---|--|--|
| NAME | PYP | GDP/ ZDP | DEFAULT FUNCTION | DEFAULT SETTING | DESCRIPTION | | |
| CLKOUT2/GP[2] | 82 | Y12 | CLKOUT2 | GP2EN = 0 (GPEN register bit) GP[2] function disabled, CLKOUT2 enabled | When the CLKOUT2 pin is enabled, the CLK2EN bit in the EMIF global control register (GBLCTL) controls the CLKOUT2 pin. CLK2EN = 0: CLKOUT2 held high CLK2EN = 1: CLKOUT2 enabled to clock [default] To use these software-configurable GPIO pins, the GPxEN bits in the GP Enable Register and the GPxDIR bits | | |
| GP[5](EXT_INT5)/AMUTEIN0 GP[4](EXT_INT4)/AMUTEIN1 | 6 1 | C1 C2 | GP[5](EXT_INT5) GP[4](EXT_INT4) | No Function GPxDIR = 0 (input) GP5EN = 0 (disabled) GP4EN = 0 (disabled) [(GPEN register bits) GP[x] function disabled] | in the GP Direction Register must be properly configured. GPxEN = 1: GP[x] pin enabled GPxDIR = 0: GP[x] pin is an input GPxDIR = 1: GP[x] pin is an output To use AMUTEIN0/1 pin function, the GP[5]/GP[4] pins must be configured as an input, the INEN bit set to 1, and the polarity through the INPOL bit selected in the associated McASP AMUTE register. | | |
| CLKS0/AHCLKR0 | 28 | K3 | | | By default, McBSP0 peripheral pins are | | |
| DR0/AXR0[0] | 27 | J1 | | | enabled upon reset (McASP0 pins are | | |
| DX0/AXR0[1] | 20 | H2 | | MCBSP0DIS = 0 (DEVCFG register bit) | disabled). | | |
| FSR0/AFSR0 | 24 | J3 | McBSP0 pin function | McASP0 pins disabled, | To enable the McASP0 peripheral pins, | | |
| FSX0/AFSX0 | 21 | H1 | | McBSP0 pins enabled | the MCBSP0DIS bit in the DEVCFG register must be set to 1 (disabling the | | |
| CLKR0/ACLKR0 CLKX0/ACLKX0 | 19 16 | H3 G3 | | | McBSP0 peripheral pins). | | |
| CLKS1/SCL1 | 8 | E1 | | | By default, McBSP1 peripheral pins are | | |
| DR1/SDA1 | 37 | M2 | | MCDCD4DIC O | enabled upon reset (I2C1 and McASP0 | | |
| DX1/AXR0[5] | 32 | L2 | | MCBSP1DIS = 0 (DEVCFG register bit) | pins are disabled). | | |
| FSR1/AXR0[7] | 38 | M3 | McBSP1 pin function | I2C1 and McASP0 pins | To enable the I2C1 and McASP0 | | |
| CLKR1/AXR0[6] | 36 | M1 | | disabled, McBSP1 pins enabled | peripheral pins, the MCBSP1DIS bit in | | |
| CLKX1/AMUTE0 | 33 | L3 | | | the DEVCFG register must be set to 1 (disabling the McBSP1 peripheral pins). | | |



Table 23. C6713B Device Multiplexed/Shared Pins (Continued)

| MULTIPLEXED PI | NS | | | | |
|----------------|-----|-------------|-------------------------|--|---|
| NAME | PYP | GDP/ ZDP | DEFAULT FUNCTION | DEFAULT SETTING | DESCRIPTION |
| HINT/GP[1] | 135 | J20 | | | |
| HD15/GP[15] | 174 | B14 | | | |
| HD14/GP[14] | 173 | C14 | | | |
| HD13/GP[13] | 172 | A15 | | | |
| HD12/GP[12] | 168 | C15 | | | By default, the HPI peripheral pins are enabled at reset. McASP1 peripheral |
| HD11/GP[11] | 167 | A16 | | | pins and eleven GPIO pins are |
| HD10/GP[10] | 166 | B16 | | | disabled. |
| HD9/GP[9] | 165 | C16 | | | To enable the McASP1 peripheral pins |
| HD8/GP[8] | 160 | B17 | | | and the eleven GPIO pins, an external |
| HD7/GP[3] | 164 | A18 | | | pulldown resistor must be provided on |
| HD4/GP[0] | 156 | C19 | | | the HD14 pin setting HPI_EN = 0 at reset. |
| HD1/AXR1[7] | 152 | D20 | | HPI_EN (HD14 pin) = 1 | |
| HD0/AXR1[4] | 147 | E20 | LIDI alla famatica | (HPI enabled) | To use these settings coefficients |
| HCNTL1/AXR1[1] | 144 | G19 | HPI pin function | McASP1 pins and eleven | To use these software-configurable GPIO pins, the GPxEN bits in the GP |
| HCNTL0/AXR1[3] | 146 | G18 | | GPIO pins are disabled. | Enable Register and the GPxDIR bits in |
| HR/W/AXR1[0] | 143 | G20 | | | the GP Direction Register must be |
| HDS1/AXR1[6] | 151 | E19 | | | properly configured. GPxEN = 1: GP[x] pin enabled |
| HDS2/AXR1[5] | 150 | F18 | | | GPxDIR = 0: $GP[x]$ pin is an input |
| HCS/AXR1[2] | 145 | F20 | | | GPxDIR = 1: GP[x] pin is an output |
| HD6/AHCLKR1 | 161 | C17 | | | · |
| HD5/AHCLKX1 | 159 | B18 | | | McASP1 pin direction is controlled by |
| HD3/AMUTE1 | 154 | C20 | | | the PDIR[x] bits in the McASP1PDIR register. |
| HD2/AFSX1 | 155 | D18 | | | register. |
| HHWIL/AFSR1 | 139 | H20 | | | |
| HRDY/ACLKR1 | 140 | H19 | | | |
| HAS/ACLKX1 | 153 | E18 | | | |
| TINP0/AXR0[3] | 17 | G2 | Timer 0 input function | McASP0PDIR = 0 (input) [specifically AXR0[3] bit] | By default, the Timer 0 input pin is enabled (and a shared input until the McASP0 peripheral forces an output). McASP0PDIR = 0 input, = 1 output |
| TOUT0/AXR0[2] | 18 | G1 | Timer 0 output function | TOUT0SEL = 0 (DEVCFG register bit) [TOUT0 pin enabled and McASP0 AXR0[2] pin disabled] | By default, the Timer 0 output pin is enabled. To enable the McASP0 AXR0[2] pin, the TOUT0SEL bit in the DEVCFG register must be set to 1 (disabling the Timer 0 peripheral output pin function). The AXR2 bit in the McASP0PDIR register controls the direction (input/output) of the AXR0[2] pin McASP0PDIR = 0 input, = 1 output |

DEVICE CONFIGURATIONS (CONTINUED)

Table 23. C6713B Device Multiplexed/Shared Pins (Continued)

| MULTIPLEXED PIN | MULTIPLEXED PINS | | | | | | |
|-----------------|------------------|-------------|-------------------------|--|---|--|--|
| NAME | PYP | GDP/ ZDP | DEFAULT FUNCTION | DEFAULT SETTING | DESCRIPTION | | |
| TINP1/AHCLKX0 | 12 | F2 | Timer 1 input function | McASP0PDIR = 0 (input) [specifically AHCLKX bit] | By default, the Timer 1 input and McASP0 clock function are enabled as inputs. For the McASP0 clock to function as an output: McASP0PDIR = 1 (specifically the AHCLKX bit] | | |
| TOUT1/AXR0[4] | 13 | F1 | Timer 1 output function | TOUT1SEL = 0 (DEVCFG register bit) [TOUT1 pin enabled and McASP0 AXR0[4] pin disabled] | By default, the Timer 1 output pin is enabled. To enable the McASP0 AXR0[4] pin, the TOUT1SEL bit in the DEVCFG register must be set to 1 (disabling the Timer 1 peripheral output pin function). The AXR4 bit in the McASP0PDIR register controls the direction (input/output) of the AXR0[4] pin McASP0PDIR = 0 input, = 1 output | | |

configuration examples

Figure 6 through Figure 11 illustrate examples of peripheral selections that are configurable on this device.



configuration examples (continued)




Figure 6. Configuration Example A (2 I2C + 2 McASP + GPIO)

EKSRC = 0






Figure 7. Configuration Example B (1 I2C + 1 McBSP + 2 McASP + GPIO)






Figure 8. Configuration Example C [2 I2C + 1 McBSP + 1 McASP + 1 McASP (DIT) + GPIO]






Figure 9. Configuration Example D [1 I2C + 2 McBSP + 1 McASP + 1 McASP (DIT) + GPIO + Timers]






Figure 10. Configuration Example E (1 I2C + HPI + 1 McASP)






Figure 11. Configuration Example F (1 McBSP + HPI + 1 McASP)



DEVICE CONFIGURATIONS (CONTINUED)

debugging considerations

It is recommended that external connections be provided to peripheral selection/device configuration pins, including HD[14, 8, 12, 4, 3], and CLKMODE0. Although internal pullup resistors exist on these pins, providing external connectivity adds convenience to the user in debugging and flexibility in switching operating modes.

Internal pullup/pulldown resistors also exist on the non-configuration pins on the HPI data bus and HD[15, 13, 11:9, 7:5, 2:0]. For proper device operation, *do not* oppose the HD [13, 11:9, 7, 1, 0] pins with external pull–ups/pulldowns at reset. If an external controller provides signals to these HD[13, 11:9, 7, 1, 0] non-configuration pins, these signals must be driven to the default state of the pins at reset, or not be driven at all. For a list of routed out, 3-stated, or not-driven pins recommended for *external* pullup/pulldown resistors, and *internal* pullup/pulldown resistors for all device pins, etc., see the Terminal Functions table. However, the HD[15, 6, 5, 2] non-configuration pins *can* be opposed and driven during reset.

TERMINAL FUNCTIONS

The terminal functions table identifies the external signal names, the associated pin (ball) numbers along with the mechanical package designator, the pin type (I, O/Z, or I/O/Z), whether the pin has any internal pullup/pulldown resistors and a functional pin description. For more detailed information on device configuration, peripheral selection, multiplexed/shared pins, and debugging considerations, see the Device Configurations section of this data sheet.

Terminal Functions

| SIGNAL | PIN | NO. | | IPD/ | | | | |
|-------------------------|------------|-------------|-------|------|--|--|--|--|
| NAME | PYP | GDP/ ZDP | TYPET | IPU‡ | DESCRIPTION | | | |
| CLOCK/PLL CONFIGURATION | | | | | | | | |
| CLKIN | 204 | А3 | I | IPD | Clock Input | | | |
| CLKOUT2/GP[2] | 82 | Y12 | O/Z | IPD | Clock output at half of device speed (O/Z) [default] (SYSCLK2 internal signal from the clock generator) or this pin can be programmed as GP[2] pin (I/O/Z) | | | |
| CLKOUT3 | 184 | D10 | 0 | IPD | Clock output programmable by OSCDIV1 register in the PLL controller. | | | |
| CLKMODE0 | 205 | C4 | I | IPU | Clock generator input clock source select 0 - Reserved, do not use. 1 - CLKIN square wave [default] For proper device operation, this pin must be either left unconnected or externally pulled up with a 1-kΩ resistor. | | | |
| PLLHV | 202 | C5 | А | | Analog power (3.3 V) for PLL (PLL Filter) | | | |
| JTAG EMULATION | | | | | | | | |
| TMS | 192 | B7 | I | IPU | JTAG test-port mode select | | | |
| TDO | 187 | A8 | O/Z | IPU | JTAG test-port data out | | | |
| TDI | 191 | A7 | - 1 | IPU | JTAG test-port data in | | | |
| TCK | 193 | A6 | I | IPU | JTAG test-port clock | | | |
| TRST§ | 197 | В6 | I | IPD | JTAG test-port reset. For IEEE 1149.1 JTAG compatibility, see the IEEE 1149.1 JTAG Compatibility Statement section of this data sheet. | | | |
| EMU5 | _ | B12 | I/O/Z | IPU | Emulation pin 5. Reserved for future use, leave unconnected. | | | |
| EMU4 | _ | C11 | I/O/Z | IPU | Emulation pin 4. Reserved for future use, leave unconnected. | | | |
| EMU3 | _ | B10 | I/O/Z | IPU | Emulation pin 3. Reserved for future use, leave unconnected. | | | |
| EMU2 | _ | D3 | I/O/Z | IPU | Emulation pin 2. Reserved for future use, leave unconnected. | | | |
| EMU1 EMU0 | 185 186 | B9 D9 | 1/O/Z | IPU | Emulation [1:0] pins Select the device functional mode of operation EMU[1:0] Operation 00 Boundary Scan/Functional Mode (see Note) 01 Reserved 10 Reserved 11 Emulation/Functional Mode [default] (see the IEEE 1149.1 JTAG Compatibility Statement section of this data sheet) The DSP can be placed in Functional mode when the EMU[1:0] pins are configured for either Boundary Scan or Emulation. Note: When the EMU[1:0] pins are configured for Boundary Scan mode, the internal pulldown (IPD) on the TRST signal must not be opposed in order to operate in Functional mode. For the Boundary Scan mode drive EMU[1:0] and RESET pins low. | | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

[§] To ensure a proper logic level during reset when these pins are both routed out and 3-stated or not driven, it is recommended to include an external 10 k Ω pullup/pulldown resistor to sustain the IPU/IPD, respectively.



[‡]IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than 4.4 k Ω and 2.0 k Ω , respectively.]

| SIGNAL | PIN | NO. | | IPD/ | | | | | | |
|------------------------------|-----------------------|-------------|-------------------|--------|---|--|--|--|--|--|
| NAME | PYP | GDP/ ZDP | TYPE [†] | IPU‡ | DESCRIPTION | | | | | |
| | RESETS AND INTERRUPTS | | | | | | | | | |
| RESET | 176 | A13 | I | | Device reset. When using Boundary Scan mode, drive the EMU[1:0] and RESET pins low. For this device, this pin does <i>not</i> have an IPU. | | | | | |
| NMI | 175 | C13 | I | IPD | Nonmaskable interrupt • Edge-driven (rising edge) Any noise on the NMI pin may trigger an NMI interrupt; therefore, if the NMI pin is not used, it is recommended that the NMI pin be grounded versus relying on the IPD. | | | | | |
| GP[7](EXT_INT7) | 7 | E3 | | | General-purpose input/output pins (I/O/Z) which also function as external interrupts | | | | | |
| GP[6](EXT_INT6) | 2 | D2 | | | Edge-driven | | | | | |
| GP[5](EXT_INT5)/ AMUTEIN0 | 6 | C1 | I/O/Z | IPU | Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0]), in addition to the GPIO registers. | | | | | |
| GP[4](EXT_INT4)/ AMUTEIN1 | 1 | C2 | | | GP[4] and GP[5] pins also function as AMUTEIN1 McASP1 mute input and AMUTEIN0 McASP0 mute input, respectively, if enabled by the INEN bit in the associated McASP AMUTE register. | | | | | |
| | | | - | HOST-F | PORT INTERFACE (HPI) | | | | | |
| HINT/GP[1] | 135 | J20 | O/Z | IPU | Host interrupt (from DSP to host) (0) [default] or this pin can be programmed as a GP[1] pin (I/O/Z). | | | | | |
| HCNTL1/AXR1[1] | 144 | G19 | 1 | IPU | Host control – selects between control, address, or data registers (I) [default] or McASP1 data pin 1 (I/O/Z). | | | | | |
| HCNTL0/AXR1[3] | 146 | G18 | I | IPU | Host control – selects between control, address, or data registers (I) [default] or McASP1 data pin 3 (I/O/Z). | | | | | |
| HHWIL/AFSR1 | 139 | H20 | I | IPU | Host half-word select – first or second half-word (not necessarily high or low order) (I) [default] or McASP1 receive frame sync or left/right clock (LRCLK) (I/O/Z). | | | | | |
| HR/W/AXR1[0] | 143 | G20 | ı | IPU | Host read or write select (I) [default] or McASP1 data pin 0 (I/O/Z). | | | | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than 4.4 k Ω and 2.0 k Ω , respectively.]

| SIGNAL | PIN | NO. | | IPD/ | | | | |
|---------------------------------------|-----|-------------|-------|------|---|--|--|--|
| NAME | PYP | GDP/ ZDP | TYPE† | IPU‡ | DESCRIPTION | | | |
| HOST-PORT INTERFACE (HPI) (CONTINUED) | | | | | | | | |
| HD15/GP[15] | 174 | B14 | | IPU | Host-port data pins (I/O/Z) [default] or general-purpose input/output pins (I/O/Z) • Used for transfer of data, address, and control • Also controls initialization of DSP modes at reset via pullup/pulldown resistors | | | |
| HD14/GP[14]§ | 173 | C14 | | IPU | Device Endian Mode (HD8) Big Endian Little Endian | | | |
| HD13/GP[13]§ | 172 | A15 | | IPU | For a C6713BGDP or C6713BZDP: - Big Endian Mode Correctness EMIFBE (HD12) 0 - The EMIF data will always be presented on the ED[7:0] side of the bus, regardless of the endianess mode (Little/Big Endian). 1 - In Little Endian mode (HD8 =1), the 8-bit or 16-bit EMIF data will be | | | |
| HD12/GP[12]§ | 168 | C15 | | IPU | present on the ED[7:0] side of the bus. In Big Endian mode (HD8 =0), the 8-bit or 16-bit EMIF data will be present on the ED[31:24] side of the bus [default]. For a C6713BPYP, when Big Endian mode is selected (LENDIAN = 0), for | | | |
| HD11/GP[11] | 167 | A16 | I/O/Z | IPU | proper device operation the EMIFBE pin <i>must</i> be externally pulled low. This new functionality does <i>not</i> affect systems using the current default value of HD12=1. For more detailed information on the big endian mode correctness, see the <i>EMIF Big Endian Mode Correctness</i> portion of this data | | | |
| HD10/GP[10] | 166 | B16 | | IPU | sheet. - Bootmode (HD[4:3]) 00 - HPI boot/Emulation boot 01 - CE1 width 8-bit, Asynchronous external ROM boot with default | | | |
| HD9/GP[9] | 165 | C16 | | IPU | timings (default mode) 10 - CE1 width 16-bit, Asynchronous external ROM boot with default timings 11 - CE1 width 32-bit, Asynchronous external ROM boot with default timings | | | |
| HD8/GP[8]§ | 160 | B17 | | IPU | HPI_EN (HD14) HPI disabled, McASP1 enabled HPI enabled, McASP1 disabled (default) | | | |
| HD7/GP[3] | 164 | A18 | | IPU | Other HD pins HD [13, 11:9, 7:5, 2:0] have pullups/pulldowns (IPUs/IPDs). For proper device operation, <i>do not</i> oppose the HD [13, 11:9, 7, 1, 0] pins with external pull–ups/pulldowns at reset; however, the HD[15, 6, 5, 2] pins <i>can</i> be opposed and driven at reset. For more details, see the Device Configurations section of this data sheet. | | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal



[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than $4.4 \text{ k}\Omega$ and $2.0 \text{ k}\Omega$, respectively.]

[§] To ensure a proper logic level during reset when these pins are **both** routed out **and** 3-stated or not driven, it is recommended to include an external 10 kΩ pullup/pulldown resistor to sustain the IPU/IPD, respectively.

| SIGNAL | PIN | NO. | | IPD/ | |
|--------------|-----|-------------|-------------------|-----------|--|
| NAME | PYP | GDP/ ZDP | TYPE [†] | IPU‡ | DESCRIPTION |
| | - | | HOS | T-PORT II | NTERFACE (HPI) (CONTINUED) |
| HD6/AHCLKR1 | 161 | C17 | | IPU | Host-port data pin 6 (I/O/Z) [default] or McASP1 receive high-frequency master clock (I/O/Z). |
| HD5/AHCLKX1 | 159 | B18 | I/O/Z | IPU | Host-port data pin 5 (I/O/Z) [default] or McASP1 transmit high-frequency master clock (I/O/Z). |
| HD4/GP[0]§ | 156 | C19 | I/O/Z | IPD | Host-port data pin 4 (I/O/Z) [default] or this pin can be programmed as a GP[0] pin (I/O/Z). |
| HD3/AMUTE1§ | 154 | C20 | | IPU | Host-port data pin 3 (I/O/Z) [default] or McASP1 mute output (O/Z). |
| HD2/AFSX1 | 155 | D18 | I/O/Z | IPU | Host-port data pin 2 (I/O/Z) [default] or McASP1 transmit frame sync or left/right clock (LRCLK) (I/O/Z). |
| HD1/AXR1[7] | 152 | D20 | 1 | IPU | Host-port data pin 1 (I/O/Z) [default] or McASP1 data pin 7 (I/O/Z). |
| HD0/AXR1[4] | 147 | E20 | I/O/Z | IPU | Host-port data pin 0 (I/O/Z) [default] or McASP1 data pin 4 (I/O/Z). |
| HAS/ACLKX1 | 153 | E18 | I | IPU | Host address strobe (I) [default] or McASP1 transmit bit clock (I/O/Z). |
| HCS/AXR1[2] | 145 | F20 | I | IPU | Host chip select (I) [default] or McASP1 data pin 2 (I/O/Z). |
| HDS1/AXR1[6] | 151 | E19 | I | IPU | Host data strobe 1 (I) [default] or McASP1 data pin 6 (I/O/Z). |
| HDS2/AXR1[5] | 150 | F18 | I | IPU | Host data strobe 2 (I) [default] or McASP1 data pin 5 (I/O/Z) . |
| HRDY/ACLKR1 | 140 | H19 | O/Z | IPD | Host ready (from DSP to host) (O) [default] or McASP1 receive bit clock (I/O/Z). |
| | | Е | MIF – COI | MMON SIG | GNALS TO ALL TYPES OF MEMORY¶ |
| CE3 | 57 | V6 | O/Z | IPU | |
| CE2 | 61 | W6 | O/Z | IPU | Memory space enables Enabled by bits 28 through 31 of the word address |
| CE1 | 103 | W18 | O/Z | IPU | Only one asserted during any external data access |
| CE0 | 102 | V17 | O/Z | IPU | |
| BE3 | _ | V5 | O/Z | IPU | Byte-enable control |
| BE2 | _ | Y4 | O/Z | IPU | Decoded from the two lowest bits of the internal address |
| BE1 | 108 | U19 | O/Z | IPU | Byte-write enables for most types of memory Can be directly expressed to SRRAM read and write most size of (SRRAM). |
| BE0 | 110 | V20 | O/Z | IPU | Can be directly connected to SDRAM read and write mask signal (SDQM) |
| | | | _ | EMIF | - BUS ARBITRATION¶ |
| HOLDA | 137 | J18 | O/Z | IPU | Hold-request-acknowledge to the host |
| HOLD | 138 | J17 | I | IPU | Hold request from the host |
| BUSREQ | 136 | J19 | O/Z | IPU | Bus request output |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than 4.4 k Ω and 2.0 k Ω , respectively.]

[§] To ensure a proper logic level during reset when these pins are **both** routed out **and** 3-stated or not driven, it is recommended to include an external 10 kΩ pullup/pulldown resistor to sustain the IPU/IPD, respectively.

[¶] To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.

| SIGNAL | PIN | NO. | | | | | | | |
|---|-----|-------------|-------------------|--------------|--|--|--|--|--|
| NAME | PYP | GDP/ ZDP | TYPE [†] | IPD/ IPU‡ | DESCRIPTION | | | | |
| EMIF – ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL¶ | | | | | | | | | |
| ECLKIN | 78 | Y11 | - 1 | IPD | External EMIF input clock source | | | | |
| ECLKOUT | 77 | Y10 | O/Z | IPD | EMIF output clock depends on the EKSRC bit (DEVCFG.[4]) and on EKEN bit (GBLCTL.[5]). EKSRC = 0 - ECLKOUT is based on the internal SYSCLK3 signal from the clock generator (default). EKSRC = 1 - ECLKOUT is based on the the external EMIF input clock source pin (ECLKIN) EKEN = 0 - ECLKOUT held low EKEN = 1 - ECLKOUT enabled to clock (default) | | | | |
| ARE/SDCAS/ SSADS | 79 | V11 | O/Z | IPU | Asynchronous memory read enable/SDRAM column-address strobe/SBSRAM address strobe | | | | |
| AOE/SDRAS/ SSOE | 75 | W10 | O/Z | IPU | Asynchronous memory output enable/SDRAM row-address strobe/SBSRAM output enable | | | | |
| AWE/SDWE/ SSWE | 83 | V12 | O/Z | IPU | Asynchronous memory write enable/SDRAM write enable/SBSRAM write enable | | | | |
| ARDY | 56 | Y5 | I | IPU | Asynchronous memory ready input | | | | |
| | | | | E | MIF - ADDRESS¶ | | | | |
| EA21 | 109 | U18 | | | | | | | |
| EA20 | 101 | Y18 | | | | | | | |
| EA19 | 100 | W17 | | | | | | | |
| EA18 | 95 | Y16 | | | | | | | |
| EA17 | 99 | V16 | | | | | | | |
| EA16 | 92 | Y15 | 1 | | | | | | |
| EA15 | 94 | W15 | 1 | | | | | | |
| EA14 | 90 | Y14 | 1 | | EMIF external address | | | | |
| EA13 | 91 | W14 | 1 | | Note: EMIF address numbering for the C6713BPYP device | | | | |
| EA12 | 93 | V14 | O/Z | IPU | starts with EA2 to maintain signal name compatibility with other C671x devices (e.g., C6711, C6713BGDP and C6713BZDP) [see the 32-bit EMIF addressing | | | | |
| EA11 | 86 | W13 | 0/2 | 170 | scheme in the TMS320C6000 DSP External Memory Interface (EMIF) | | | | |
| EA10 | 76 | V10 | 1 | | Reference Guide (literature number SPRU266)]. | | | | |
| EA9 | 74 | Y9 | 1 | | | | | | |
| EA8 | 71 | V9 | 1 | | | | | | |
| EA7 | 70 | Y8 | 1 | | | | | | |
| EA6 | 69 | W8 | 1 | | | | | | |
| EA5 | 68 | V8 | 1 | | | | | | |
| EA4 | 64 | W7 | 1 | | | | | | |
| EA3 | 63 | V7 |] | | | | | | |
| EA2 | 62 | Y6 | | | | | | | |

 $^{^{\}dagger}$ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal



[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than $4.4 \text{ k}\Omega$ and $2.0 \text{ k}\Omega$, respectively.]

[¶] To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.

| SIGNAL | PIN | NO. | | IPD/ | | | | |
|--------|-----|-------------|-------|------|--|--|--|--|
| NAME | PYP | GDP/ ZDP | TYPET | IPU‡ | DESCRIPTION | | | |
| | • | | | | EMIF - DATA¶ | | | |
| ED31 | _ | N3 | | | | | | |
| ED30 | _ | P3 | | | | | | |
| ED29 | _ | P2 | | | | | | |
| ED28 | _ | P1 | | | | | | |
| ED27 | _ | R2 | | | | | | |
| ED26 | _ | R3 | | | | | | |
| ED25 | _ | T2 | | | | | | |
| ED24 | _ | T1 | | | | | | |
| ED23 | _ | U3 | | | | | | |
| ED22 | _ | U1 | | | | | | |
| ED21 | _ | U2 | | | | | | |
| ED20 | _ | V1 | | | | | | |
| ED19 | _ | V2 | | | | | | |
| ED18 | _ | Y3 | | | | | | |
| ED17 | _ | W4 | | | | | | |
| ED16 | _ | V4 | 1/0/7 | IDII | Established with (FDIOA 40) site and include to ODD and ZDD and and analysis | | | |
| ED15 | 112 | T19 | I/O/Z | IPU | External data pins (ED[31:16] pins applicable to GDP and ZDP packages only) | | | |
| ED14 | 113 | T20 | | | | | | |
| ED13 | 111 | T18 | | | | | | |
| ED12 | 118 | R20 | | | | | | |
| ED11 | 117 | R19 | | | | | | |
| ED10 | 120 | P20 | | | | | | |
| ED9 | 119 | P18 | | | | | | |
| ED8 | 123 | N20 | | | | | | |
| ED7 | 122 | N19 | | | | | | |
| ED6 | 121 | N18 | | | | | | |
| ED5 | 128 | M20 | | | | | | |
| ED4 | 127 | M19 | | | | | | |
| ED3 | 129 | L19 | | | | | | |
| ED2 | 130 | L18 |] | | | | | |
| ED1 | 131 | K19 |] | | | | | |
| ED0 | 132 | K18 | 1 | | | | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than 4.4 k Ω and 2.0 k Ω , respectively.]

[¶] To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.

| SIGNAL | PIN | NO. | TYPET | IPD/ IPU‡ | DESCRIPTION |
|------------------------------|-----|-----|---------|--------------|--|
| | • | | MULTICH | IANNEL A | AUDIO SERIAL PORT 1 (McASP1) |
| GP[4](EXT_INT4)/ AMUTEIN1 | 1 | C2 | I/O/Z | IPU | General-purpose input/output pin 4 and external interrupt 4 (I/O/Z) [default] or McASP1 mute input (I/O/Z). |
| HD3/AMUTE1 | 154 | C20 | I/O/Z | IPU | Host-port data pin 3 (VO/Z) [default] or McASP1 mute output (O/Z). |
| HRDY/ACLKR1 | 140 | H19 | I/O/Z | IPD | Host ready (from DSP to host) (0) [default] or McASP1 receive bit clock (I/O/Z). |
| HD6/AHCLKR1 | 161 | C17 | I/O/Z | IPU | Host-port data pin 6 (I/O/Z) [default] or McASP1 receive high-frequency master clock (I/O/Z). |
| HAS/ACLKX1 | 153 | E18 | I/O/Z | IPU | Host address strobe (I) [default] or McASP 1 transmit bit clock (I/O/Z). |
| HD5/AHCLKX1 | 159 | B18 | I/O/Z | IPU | Host-port data pin 5 (I/O/Z) [default] or McASP1 transmit high-frequency master clock (I/O/Z). |
| HHWIL/AFSR1 | 139 | H20 | I/O/Z | IPU | Host half-word select – first or second half-word (not necessarily high or low order) (I) [default] or McASP1 receive frame sync or left/right clock (LRCLK) (I/O/Z). |
| HD2/AFSX1 | 155 | D18 | I/O/Z | IPU | Host-port data pin 2 (I/O/Z) [default] or McASP1 transmit frame sync or left/right clock (LRCLK) (I/O/Z). |
| HD1/AXR1[7] | 152 | D20 | I/O/Z | IPU | Host-port data pin 1 (I/O/Z) [default] or McASP1 TX/RX data pin 7 (I/O/Z). |
| HDS1/AXR1[6] | 151 | E19 | I/O/Z | IPU | Host data strobe 1 (I) [default] or McASP1 TX/RX data pin 6 (I/O/Z). |
| HDS2/AXR1[5] | 150 | F18 | I/O/Z | IPU | Host data strobe 2 (I) [default] or McASP1 TX/RX data pin 5 (I/O/Z). |
| HD0/AXR1[4] | 147 | E20 | I/O/Z | IPU | Host-port data pin 0 (I/O/Z) [default] or McASP1 TX/RX data pin 4 (I/O/Z). |
| HCNTL0/AXR1[3] | 146 | G18 | I/O/Z | IPU | Host control – selects between control, address, or data registers (I) [default] or McASP1 TX/RX data pin 3 (I/O/Z). |
| HCS/AXR1[2] | 145 | F20 | I/O/Z | IPU | Host chip select (I) [default] or McASP1 TX/RX data pin 2 (I/O/Z). |
| HCNTL1/AXR1[1] | 144 | G19 | I/O/Z | IPU | Host control – selects between control, address, or data registers (I) [default] or McASP1 TX/RX data pin 1 (I/O/Z). |
| HR/W/AXR1[0] | 143 | G20 | I/O/Z | IPU | Host read or write select (I) [default] or McASP1 TX/RX data pin 0 (I/O/Z). |
| | _ | | MULTICH | IANNEL A | AUDIO SERIAL PORT 0 (McASP0) |
| GP[5](EXT_INT5)/ AMUTEIN0 | 6 | C1 | I/O/Z | IPU | General-purpose input/output pin 5 and external interrupt 5 (I/O/Z) [default] or McASP0 mute input (I/O/Z). |
| CLKX1/AMUTE0 | 33 | L3 | I/O/Z | IPD | McBSP1 transmit clock (I/O/Z) [default] or McASP0 mute output (O/Z). |
| CLKR0/ACLKR0 | 19 | НЗ | I/O/Z | IPD | McBSP0 receive clock (I/O/Z) [default] or McASP0 receive bit clock (I/O/Z). |
| TINP1/AHCLKX0 | 12 | F2 | I/O/Z | IPD | Timer 1 input (I) or McASP0 transmit high–frequency master clock (I/O/Z). This pin defaults as Timer 1 input (I) and McASP transmit high–frequency master clock input (I). |
| CLKX0/ACLKX0 | 16 | G3 | I/O/Z | IPD | McBSP0 transmit clock (I/O/Z) [default] or McASP0 transmit bit clock (I/O/Z). |
| CLKS0/AHCLKR0 | 28 | K3 | I/O/Z | IPD | McBSP0 external clock source (as opposed to internal) (I) [default] or McASP0 receive high-frequency master clock (I/O/Z). |
| FSR0/AFSR0 | 24 | J3 | I/O/Z | IPD | McBSP0 receive frame sync (I/O/Z) [default] or McASP0 receive frame sync or left/right clock (LRCLK) (I/O/Z). |
| FSX0/AFSX0 | 21 | H1 | I/O/Z | IPD | McBSP0 transmit frame sync (I/O/Z) [default] or McASP0 transmit frame sync or left/right clock (LRCLK) (I/O/Z). |
| FSR1/AXR0[7] | 38 | M3 | I/O/Z | IPD | McBSP1 receive frame sync (I/O/Z) [default] or McASP0 TX/RX data pin 7 (I/O/Z). |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal



[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than $4.4 \text{ k}\Omega$ and $2.0 \text{ k}\Omega$, respectively.]

| SIGNAL | PIN | NO. | | IPD/ | | | | | | | |
|---------------|---|-------------|-------------------|------------------------|---|--|--|--|--|--|--|
| NAME | PYP | GDP/ ZDP | TYPE [†] | TYPE [†] IPU‡ | DESCRIPTION | | | | | | |
| | MULTICHANNEL AUDIO SERIAL PORT 0 (McASP0) (CONTINUED) | | | | | | | | | | |
| CLKR1/AXR0[6] | 36 | M1 | I/O/Z | IPD | McBSP1 receive clock (I/O/Z) [default] or McASP0 TX/RX data pin 6 (I/O/Z). | | | | | | |
| DX1/AXR0[5] | 32 | L2 | I/O/Z | IPU | McBSP1 transmit data (O/Z) [default] or McASP0 TX/RX data pin 5 (I/O/Z). | | | | | | |
| TOUT1/AXR0[4] | 13 | F1 | I/O/Z | IPD | Timer 1 output (O) [default] or McASP0 TX/RX data pin 4 (I/O/Z). | | | | | | |
| TINP0/AXR0[3] | 17 | G2 | I/O/Z | IPD | Timer 0 input (I) [default] or McASP0 TX/RX data pin 3 (I/O/Z). | | | | | | |
| TOUT0/AXR0[2] | 18 | G1 | I/O/Z | IPD | Timer 0 output (0) [default] or McASP0 TX/RX data pin 2 (I/O/Z). | | | | | | |
| DX0/AXR0[1] | 20 | H2 | I/O/Z | IPU | McBSP0 transmit data (O/Z) [default] or McASP0 TX/RX data pin 1 (I/O/Z). | | | | | | |
| DR0/AXR0[0] | 27 | J1 | I/O/Z | IPU | McBSP0 receive data (I) [default] or McASP0 TX/RX data pin 0 (I/O/Z). | | | | | | |
| | | | | - | TIMER 1 | | | | | | |
| TOUT1/AXR0[4] | 13 | F1 | 0 | IPD | Timer 1 output (O) [default] or McASP0 TX/RX data pin 4 (I/O/Z). | | | | | | |
| TINP1/AHCLKX0 | 12 | F2 | ı | IPD | Timer 1 input (I) or McASP0 transmit high–frequency master clock (I/O/Z). This pin defaults as Timer 1 input (I) and McASP transmit high–frequency master clock input (I). | | | | | | |
| | TIMERO | | | | | | | | | | |
| TOUT0/AXR0[2] | 18 | G1 | 0 | IPD | Timer 0 output (O) [default] or McASP0 TX/RX data pin 2 (I/O/Z). | | | | | | |
| TINP0/AXR0[3] | 17 | G2 | I | IPD | Timer 0 input (I) [default] or McASP0 TX/RX data pin 3 (I/O/Z). | | | | | | |
| | | M | ULTICHA | NNEL BU | FFERED SERIAL PORT 1 (McBSP1) | | | | | | |
| CLKS1/SCL1 | 8 | E1 | ı | _ | McBSP1 external clock source (as opposed to internal) (I) [default] or I2C1 clock (I/O/Z). This pin does not have an internal pullup or pulldown. When this pin is used as a McBSP pin, this pin should either be driven externally at all times or be pulled up with a 10-k Ω resistor to a valid logic level. Because it is common for some ICs to 3-state their outputs at times, a 10-k Ω pullup resistor may be desirable even when an external device is driving the pin. | | | | | | |
| CLKR1/AXR0[6] | 36 | M1 | I/O/Z | IPD | McBSP1 receive clock (I/O/Z) [default] or McASP0 TX/RX data pin 6 (I/O/Z). | | | | | | |
| CLKX1/AMUTE0 | 33 | L3 | I/O/Z | IPD | McBSP1 transmit clock (I/O/Z) [default] or McASP0 mute output (O/Z). | | | | | | |
| DR1/SDA1 | 37 | M2 | ı | _ | McBSP1 receive data (I) [default] or I2C1 data (I/O/Z). This pin does not have an internal pullup or pulldown. When this pin is used as a McBSP pin, this pin should either be driven externally at all times or be pulled up with a 10-k Ω resistor to a valid logic level. Because it is common for some ICs to 3-state their outputs at times, a 10-k Ω pullup resistor may be desirable even when an external device is driving the pin. | | | | | | |
| DX1/AXR0[5] | 32 | L2 | O/Z | IPU | McBSP1 transmit data (O/Z) [default] or McASP0 TX/RX data pin 5 (I/O/Z). | | | | | | |
| FSR1/AXR0[7] | 38 | М3 | I/O/Z | IPD | McBSP1 receive frame sync (I/O/Z) [default] or McASP0 TX/RX data pin 7 (I/O/Z). | | | | | | |
| FSX1 | 31 | L1 | I/O/Z | IPD | McBSP1 transmit frame sync | | | | | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than 4.4 k Ω and 2.0 k Ω , respectively.]

| SIGNAL | PIN | NO. | | IPD/ | | |
|---------------|-----|-------------|-------------------|----------|---|--|
| NAME | PYP | GDP/ ZDP | TYPE [†] | IPU‡ | DESCRIPTION | |
| | | ı | MULTICHA | NNEL BU | JFFERED SERIAL PORT 0 (McBSP0) | |
| CLKS0/AHCLKR0 | 28 | K3 | I | IPD | McBSP0 external clock source (as opposed to internal) (I) [default] or McASP0 receive high-frequency master clock (I/O/Z). | |
| CLKR0/ACLKR0 | 19 | Н3 | I/O/Z | IPD | McBSP0 receive clock (I/O/Z) [default] or McASP0 receive bit clock (I/O/Z). | |
| CLKX0/ACLKX0 | 16 | G3 | I/O/Z | IPD | McBSP0 transmit clock (I/O/Z) [default] or McASP0 transmit bit clock (I/O/Z). | |
| DR0/AXR0[0] | 27 | J1 | I | IPU | McBSP0 receive data (I) [default] or McASP0 TX/RX data pin 0 (I/O/Z). | |
| DX0/AXR0[1] | 20 | H2 | O/Z | IPU | McBSP0 transmit data (O/Z) [default] or McASP0 TX/RX data pin 1 (I/O/Z). | |
| FSR0/AFSR0 | 24 | J3 | I/O/Z | IPD | McBSP0 receive frame sync (I/O/Z) [default] or McASP0 receive frame sync or left/right clock (LRCLK) (I/O/Z). | |
| FSX0/AFSX0 | 21 | H1 | I/O/Z | IPD | McBSP0 transmit frame sync (I/O/Z) [default] or McASP0 transmit frame sync or left/right clock (LRCLK) (I/O/Z). | |
| | • | | II | TER-INT | EGRATED CIRCUIT 1 (I2C1) | |
| CLKS1/SCL1 | 8 | E1 | I/O/Z | _ | McBSP1 external clock source (as opposed to internal) (I) [default] or I2C1 clock (I/O/Z). This pin <i>must</i> be externally pulled up. When this pin is used as an I2C pin, the value of the pullup resistor is dependent on the number of devices connected to the I2C bus. For more details, see the <i>Philips I2C Specification Revision 2.1</i> (January 2000). | |
| DR1/SDA1 | 37 | M2 | I/O/Z | _ | McBSP1 receive data (I) [default] or I2C1 data (I/O/Z). This pin <i>must</i> be externally pulled up. When this pin is used as an I2C pin, the value of the pullup resistor is dependent on the number of devices connected to the I2C bus. For more details, see the <i>Philips I2C Specification Revision 2.1</i> (January 2000). | |
| | • | | . IN | ITER-INT | EGRATED CIRCUIT 0 (I2C0) | |
| SCL0 | 41 | N1 | I/O/Z | _ | I2C0 clock. This pin <i>must</i> be externally pulled up. The value of the pullup resistor on this pin is dependent on the number of devices connected to the I2C bus. For more details, see the <i>Philips I</i> ² <i>C Specification Revision 2.1</i> (January 2000). | |
| SDA0 | 42 | N2 | I/O/Z | _ | I2C0 data. This pin <i>must</i> be externally pulled up. The value of the pullup resistor on this pin is dependent on the number of devices connected to the I2C bus. For more details, see <i>the Philips I2C Specification Revision 2.1</i> (January 2000). | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than $4.4 \text{ k}\Omega$ and $2.0 \text{ k}\Omega$, respectively.]

| SIGNAL | PIN | NO. | | IPD/ | | | | |
|------------------------------|-----|-------------|-------|--------|---|--|--|--|
| NAME | PYP | GDP/ ZDP | TYPE† | IPU‡ | DESCRIPTION | | | |
| | | | GENE | RAL-PU | RPOSE INPUT/OUTPUT (GPIO) | | | |
| HD15/GP[15] | 174 | B14 | | IPU | Host-port data pins (I/O/Z) [default] or general-purpose input/output pins (I/O/Z) and some function as boot configuration pins at reset. | | | |
| HD14/GP[14] | 173 | C14 | | IPU | Used for transfer of data, address, and control Also controls initialization of DSP modes at reset via pullup/pulldown | | | |
| HD13/GP[13] | 172 | A15 | | IPU | resistors | | | |
| HD12/GP[12] | 168 | C15 | 1/O/Z | IPU | As general-purpose input/output (GP[x]) functions, these pins are software-configurable through registers. The "GPxEN" bits in the GP Enable register and the GPxDIR bits in the GP Direction register must be properly configured: | | | |
| HD11/GP[11] | 167 | A16 | 1/0/2 | IPU | GPxEN = 1; GP[x] pin is enabled. | | | |
| HD10/GP[10] | 166 | B16 | | IPU | GPxDIR = 0; GP[x] pin is an input. GPxDIR = 1; GP[x] pin is an output. | | | |
| HD9/GP[9] | 165 | C16 | | IPU | For the functionality description of the Host-port data pins or the boot configura- | | | |
| HD8/GP[8] | 160 | B17 | | IPU | tion pins, see the Host-Port Interface (HPI) portion of this table. | | | |
| GP[7](EXT_INT7) | 7 | E3 | | | General-purpose input/output pins (I/O/Z) which also function as external interrupts | | | |
| GP[6](EXT_INT6) | 2 | D2 | | | Edge-driven | | | |
| GP[5](EXT_INT5)/ AMUTEIN0 | 6 | C1 | I/O/Z | IPU | Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0]) | | | |
| GP[4](EXT_INT4)/ AMUTEIN1 | 1 | C2 | | | GP[4] and GP[5] pins also function as AMUTEIN1 McASP1 mute input and AMUTEIN0 McASP0 mute input, respectively, if enabled by the INEN bit in the associated McASP AMUTE register. | | | |
| HD7/GP[3] | 164 | A18 | I/O/Z | IPU | Host-port data pin 7 (I/O/Z) [default] or general-purpose input/output pin 3 (I/O/Z) | | | |
| CLKOUT2/GP[2] | 82 | Y12 | I/O/Z | IPD | Clock output at half of device speed (O/Z) [default] or this pin can be programmed as GP[2] pin. | | | |
| HINT/GP[1] | 135 | J20 | 0 | IPU | Host interrupt (from DSP to host) (O) [default] or this pin can be programmed as a GP[1] pin (I/O/Z). | | | |
| HD4/GP[0] | 156 | C19 | I/O/Z | IPD | Host-port data pin 4 (I/O/Z) [default] or this pin can be programmed as a GP[0] pin (I/O/Z). | | | |
| | | | | RE | SERVED FOR TEST | | | |
| RSV | 198 | A5 | O/Z | IPU | Reserved. (Leave unconnected, do not connect to power or ground) | | | |
| RSV | 200 | B5 | Α§ | | Reserved. (Leave unconnected, do not connect to power or ground) | | | |
| RSV | 179 | C12 | 0 | | Reserved. (Leave unconnected, do not connect to power or ground) | | | |
| RSV | | D7 | O/Z | IPD | Reserved. (Leave unconnected, do not connect to power or ground) | | | |
| RSV | 178 | D12 | I | _ | Reserved. This pin does <i>not</i> have an IPU. For proper device operation, the D12/178 pin must be externally pulled down with a 10-k Ω resistor. | | | |
| RSV | 181 | A12 | | _ | Reserved. [For new designs, it is recommended that this pin be connected directly to CV _{DD} (core power). For old designs, this can be left unconnected. | | | |
| RSV | 180 | B11 | | _ | Reserved. [For new designs, it is recommended that this pin be connected directly to V _{SS} (ground). For old designs, this pin can be left unconnected. | | | |

 $[\]dagger$ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal



[‡] IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or pulldown resistors no greater than 4.4 k Ω and 2.0 k Ω , respectively.]

| NAME PYP GDP/ ZDP TYPET DESCRIPTION | |
|--|--|
| - A17 - B3 - B8 - B13 - C10 - D1 - D16 - D19 - F3 - H18 - J2 - M18 | |
| B3 B8 B13 C10 D1 D16 D19 F3 H18 J2 M18 | |
| — B8 — B13 — C10 — D1 — D16 — D19 — F3 — H18 — J2 — M18 | |
| - B13 - C10 - D1 - D16 - D19 - F3 - H18 - J2 - M18 | |
| - C10 - D1 - D16 - D19 - F3 - H18 - J2 - M18 | |
| — D1 — D16 — D19 — F3 — H18 — J2 — M18 | |
| — D16 — D19 — F3 — H18 — J2 — M18 | |
| — D19 — F3 — H18 — J2 — M18 | |
| — F3 — H18 — J2 — M18 | |
| — H18 — J2 — M18 | |
| — J2 — M18 | |
| M18 | |
| | |
| I R1 I | |
| | |
| — R18 | |
| T3 | |
| U5 | |
| U7 | |
| U12 | |
| U16 | |
| DVDD S 3.3-V supply voltage (see the power-supply decoupling portion of this data sheet) | |
| — V15 (see the power-supply decoupling portion of this data sheet) — V19 | |
| — W3 | |
| — W9 — W9 | |
| — W9 — W12 | |
| — W12 — Y7 | |
| — Y17 | |
| 5 — | |
| 9 — | |
| 25 — | |
| 44 — | |
| 47 — | |
| 55 — | |
| 58 — | |
| 65 — | |
| 72 — | |
| 84 — | |
| 87 — | |
| 98 — | |
| 107 — | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal



| SIGNAL PIN NO. | | | | | | |
|------------------|----------------------|-----------|-------|--|--|--|
| NAME | NAME PYP GDP/ ZDP | | TYPE† | DESCRIPTION | | |
| | | | | SUPPLY VOLTAGE PINS (CONTINUED) | | |
| | 114 | _ | | | | |
| | 126 | _ | | | | |
| | 141 | _ | | | | |
| DV_{DD} | 162 | _ | s | 3.3-V supply voltage (see the power-supply decoupling portion of this data sheet) | | |
| | 183 | _ | | Tool the perior dappiy decoupling perior of this data crisely | | |
| | 188 | | | | | |
| | 206 | | | | | |
| | | A4 | | | | |
| | | A9 | | | | |
| | | A10 | | | | |
| | | B2 | | | | |
| | | B19 | | | | |
| | | C3 | | | | |
| | | C7 | | | | |
| | | C18 | | | | |
| | | D5 | | | | |
| | | D6 | | | | |
| | | D11 | | | | |
| | | D14 | | | | |
| | | D15 | | | | |
| | | F4 | | | | |
| | | F17 | | 1.2-V supply voltage [PYP package] 1.20-V supply voltage [GDP and ZDP packages] (See Note) | | |
| cv _{DD} | | K1 K4 | S | 1.4-V supply voltage [GDP and ZDP packages C6711D-300 only] | | |
| | | | - | (see the power-supply decoupling portion of this data sheet) | | |
| | | K17 L4 | | | | |
| | | L17 | 1 | | | |
| | <u> </u> | L20 | 1 | | | |
| | _ | R4 | | | | |
| | _ | R17 | | | | |
| | _ | U6 | 1 | | | |
| | _ | U10 | | | | |
| | <u> </u> | U11 | 1 | | | |
| | _ | U14 | 1 | | | |
| | _ | U15 | 1 | | | |
| | _ | V3 | 1 | | | |
| | _ | V18 | 1 | | | |
| | _ | W2 | 1 | Note: This value is compatible with existing 1.26-V designs. | | |
| | _ | W19 | 1 | TNOTE. THIS VALUE IS COMPAUDIE WITH EXISTING 1.20-V DESIGNS. | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal



| SIGNAL PIN NO. | | | | | |
|------------------|------------|-------------|---------|--|--|
| NAME | PYP | GDP/ ZDP | TYPET | DESCRIPTION | |
| | • | | | SUPPLY VOLTAGE PINS (CONTINUED) | |
| | 3 | _ | | | |
| | 11 | | | | |
| | 14 | | | | |
| | 22 | | | | |
| | 29 | | | | |
| | 35 | _ |] | | |
| | 40 | | | | |
| | 43 | | | | |
| | 46 | | | | |
| | 50 | | | | |
| | 51 | | | | |
| | 53 | | | | |
| | 60 | | | | |
| | 67 | | | | |
| | 80 | | | 1.2-V supply voltage [PYP package] | |
| CV _{DD} | 89 | | s | 1.20-V supply voltage [GDP and ZDP packages] (See Note) 1.4-V supply voltage [GDP and ZDP packages C6711D-300 only] (see the power-supply decoupling portion of this data sheet) | |
| | 96 | | ļ | | |
| | 104 | | | | |
| | 105 | | | | |
| | 116 124 | | | | |
| | 133 | | | | |
| | 149 | | ŀ | | |
| | 157 | | | | |
| | 169 | | | | |
| | 171 | | 1 | | |
| | 177 | | | | |
| | 190 | | 1 | | |
| | 195 | | 1 | | |
| | 196 | | 1 | | |
| | 201 | | 1 | Note. This value is appreciately with eviation 4 CO V desires | |
| | 208 | | 1 | Note: This value is compatible with existing 1.26-V designs. | |
| | | | | GROUND PINS | |
| | | A1 | | | |
| | | A2 |] | | |
| | | A11 |] | | |
| V _{SS} | | A14 | GND | Ground pins | |
| ^{*55} | | A19 | שווט | Οιουπα μπο | |
| | | A20 | | | |
| | | B1 | | | |
| t lanut O C | _ | B4 | donos C | Supply veltage CND Cround A Appleg signal | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal



| SIGNAL PIN NO. | | | | | | | |
|----------------|-----|-------------|-------------------|--|--|--|--|
| NAME | PYP | GDP/ ZDP | TYPE [†] | DESCRIPTION | | | |
| | • | | | GROUND PINS (CONTINUED) | | | |
| | _ | B15 | | | | | |
| | | B20 | | | | | |
| | _ | C6 | | | | | |
| | | C8 | | | | | |
| | | C9 | | | | | |
| | | D4 | | | | | |
| | | D8 | | | | | |
| | | D13 | | | | | |
| | | D17 | | | | | |
| | | E2 E4 | | | | | |
| | | E17 | | | | | |
| | | F19 | | | | | |
| | | G4 | | | | | |
| | | G17 | | | | | |
| | | H4 | | | | | |
| | _ | H17 | | | | | |
| | _ | J4 | | | | | |
| | _ | J9 | | Ground pins# | | | |
| VSS | _ | J10 | GND | The center thermal balls (J9–J12, K9–K12, L9–L12, M9–M12) [shaded] are all tied to ground and act as both electrical grounds and thermal relief (thermal dissipation). | | | |
| | | J11 | | | | | |
| | | J12 | | | | | |
| | | K2 | | | | | |
| | | K9 | | | | | |
| | | K10 | | | | | |
| | | K11 | | | | | |
| | | K12 | | | | | |
| | | K20 | | | | | |
| | | L9 | | | | | |
| | | L10 | | | | | |
| | | L12 | | | | | |
| | | M4 | | | | | |
| | _ | M9 | | | | | |
| | _ | M10 | | | | | |
| | | M11 | | | | | |
| | _ | M12 | | | | | |
| | _ | M17 | | | | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal # Shaded pin numbers denote the center thermal balls.



| SIGNAL | PIN | NO. | | |
|-----------------|-----|-------------|-------------------|-------------------------|
| NAME | PYP | GDP/ ZDP | TYPE [†] | DESCRIPTION |
| | | | | GROUND PINS (CONTINUED) |
| | _ | N4 | | |
| | _ | N17 | | |
| | _ | P4 | | |
| | | P17 | | |
| | | P19 | | |
| | | T4 | | |
| | _ | T17 | | |
| | | U4 | | |
| | | U8 | | |
| | _ | U9 | | |
| | _ | U13 | | |
| | _ | U17 | | |
| | _ | U20 | | |
| | _ | W1 | | |
| | _ | W5 | | |
| | _ | W11 | - | |
| | _ | W16 | | |
| | | W20 Y1 | | |
| | | Y2 | | |
| V _{SS} | | Y13 | GND | Ground pins |
| | _ | Y19 | | |
| | | Y20 | | |
| | 4 | _ | | |
| | 10 | | | |
| | 15 | | 1 | |
| | 23 | _ | | |
| | 26 | _ | | |
| | 30 | _ | | |
| | 34 | _ | | |
| | 39 | _ | | |
| | 45 | _ | | |
| | 48 | _ | | |
| | 49 | _ | | |
| | 52 | _ | | |
| | 54 | _ | | |
| | 59 | | | |
| | 66 | | | |
| | 73 | _ | | |
| | 81 | _ | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal



| SIGNAL | PIN | NO. | | | | |
|--------|-----|-------------|-------------------|-------------------------|--|--|
| NAME | PYP | GDP/ ZDP | TYPE [†] | DESCRIPTION | | |
| | | | | GROUND PINS (CONTINUED) | | |
| | 85 | _ | | | | |
| | 88 | _ | | | | |
| | 97 | _ | | | | |
| | 106 | _ | | | | |
| | 115 | _ | | | | |
| | 125 | | | | | |
| | 134 | | | | | |
| | 142 | | | | | |
| Voc | 148 | | GND | Ground pins | | |
| VSS | 158 | _ | GND | Ground pins | | |
| | 163 | | | | | |
| | 170 | | | | | |
| | 182 | _ | | | | |
| | 189 | _ | | | | |
| | 194 | _ | | | | |
| | 199 | _ | | | | |
| | 203 | _ | | | | |
| | 207 | _ | | | | |

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

development support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

Software Development Tools:

Code Composer Studio™ Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug) EVM (Evaluation Module)

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

C6000 and XDS are trademarks of Texas Instruments.



device support

device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. (e.g., TMS320C6713BGDP300). Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

Experimental device that is not necessarily representative of the final device's electrical TMX

specifications.

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification.

TMS Fully qualified production device.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification

testing.

TMS320 is a trademark of Texas Instruments.

TMDS Fully qualified development-support product.

TMX and TMP devices and TMDX development-support tools are shipped with the following disclaimer:

"Developmental product is intended for internal evaluation purposes."


TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GDP), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -225 is 225 MHz).

The ZDP package, like the GDP package, is a 272-ball plastic BGA only with Pb-free balls. For device part numbers and further ordering information for TMS320C6713B in the PYP, GDP and ZDP package types, see the TI website (http://www.ti.com) or contact your TI sales representative.

device and development-support tool nomenclature (continued)



[†]BGA = Ball Grid Array QFP = Quad Flatpack

Figure 12. TMS320C6000™ DSP Device Nomenclature (Including the TMS320C6713B Device)

MicroStar BGA and PowerPAD are trademarks of Texas Instruments



[‡] The ZDP mechanical package designator represents the version of the GDP with Pb-Free soldered balls. The ZDP package devices are supported in the same speed grades as the GDP package devices (available upon request).

[§] For actual device part numbers (P/Ns) and ordering information, see the Mechanical Data section of this document or the TI website (www.ti.com).

documentation support

Extensive documentation supports all TMS320TM DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000TM DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000™ CPU (DSP core) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 DSP Peripherals Overview Reference Guide* [hereafter referred to as the C6000 PRG Overview] (literature number SPRU190) provides an overview and briefly describes the functionality of the peripherals available on the C6000[™] DSP platform of devices. This document also includes a table listing the peripherals available on the C6000 devices along with literature numbers and hyperlinks to the associated peripheral documents. These C6713B peripherals are similar to the peripherals on the TMS320C6711 and TMS320C64x devices; therefore, see the TMS320C6711 (C6711 or C67x) peripheral information, and in some cases, where indicated, see the TMS320C6711 (C6711 or C671x) peripheral information and in some cases, where indicated, see the C64x information in the C6000 PRG Overview (literature number SPRU190).

The *TMS320DA6000 DSP Multichannel Audio Serial Port (McASP) Reference Guide* (literature number SPRU041) describes the functionality of the McASP peripherals available on the C6713B device.

TMS320C6000 DSP Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide (literature number SPRU233) describes the functionality of the PLL peripheral available on the C6713B device.

TMS320C6000 DSP Inter-Integrated Circuit (I2C) Module Reference Guide (literature number SPRU175) describes the functionality of the I2C peripherals available on the C6713B device.

The PowerPAD Thermally Enhanced Package Technical Brief (literature number SLMA002) focuses on the specifics of integrating a PowerPAD package into the printed circuit board design to make optimum use of the thermal efficiencies designed into the PowerPAD package.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the C62x[™]/C67x[™] devices, associated development tools, and third-party support.

The Migrating from TMS320C6211(B)/C6711(B) to TMS320C6713 application report (literature number SPRA851) indicates the differences and describes the issues of interest related to the migration from the Texas Instruments TMS320C6211(B)/C6711(B), GFN package, to the TMS320C6713, GDP and ZDP packages.

The *TMS320C6713, TMS320C6713B Digital Signal Processors Silicon Errata* (literature number SPRZ191) describes the known exceptions to the functional specifications for particular silicon revisions of the TMS320C6713B device.

The *TMS320C6711D*, *C6712D*, *C6713B Power Consumption Summary* application report (literature number SPRA889A2 or later) discusses the power consumption for user applications with the TMS320C6713B, TMS320C6712D, and TMS320C6711D DSP devices.

The *Using IBIS Models for Timing Analysis* application report (literature number SPRA839) describes how to properly use IBIS models to attain accurate timing analysis for a given system.

The tools support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE). For a complete listing of C6000™ DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

See the Worldwide Web URL for the application report *How To Begin Development Today With the TMS320C6713 Floating-Point DSP* (literature number SPRA809), which describes in more detail the similarities/differences between the C6713 and C6711 C6000™ DSP devices.


C62x is a trademark of Texas Instruments.



CPU CSR register description

The CPU control status register (CSR) contains the CPU ID and CPU Revision ID (bits 16–31) as well as the status of the device power-down modes [PWRD field (bits 15–10)], program and data cache control modes, the endian bit (EN, bit 8) and the global interrupt enable (GIE, bit 0) and previous GIE (PGIE, bit 1). Figure 13 and Table 24 identify the bit fields in the CPU CSR register.

For more detailed information on the bit fields in the CPU CSR register, see the *TMS320C6000 DSP Peripherals Overview Reference Guide* (literature number SPRU190) and the *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189).



Legend: R = Readable by the MVC instruction, R/W = Readable/Writeable by the MVC instruction; W = Read/write; -n = value after reset, -x = undefined value after reset, C = Clearable by the MVC instruction

Figure 13. CPU Control Status Register (CPU CSR)



CPU CSR register description (continued)

Table 24. CPU CSR Register Bit Field Description

| BIT# | NAME | DESCRIPTION | | | | |
|-------|-------------|--|--|--|--|--|
| 31:24 | CPU ID | CPU ID + REV ID. Read only. Identifies which CPU is used and defines the silicon revision of the CPU. | | | | |
| 23:16 | REVISION ID | CPU ID + REVISION ID (31:16) are combined for a value of 0x0203 | | | | |
| 15:10 | PWRD | Control power-down modes. The values are always read as zero. 000000 = no power-down (default) 001001 = PD1, wake-up by an enabled interrupt 010001 = PD1, wake-up by an enabled or not enabled interrupt 011010 = PD2, wake-up by a device reset 011100 = PD3, wake-up by a device reset Others = Reserved | | | | |
| 9 | SAT | Saturate bit. Set when any unit performs a saturate. This bit can be cleared only by the MVC instruction and can be set only by a functional unit. The set by the a functional unit has priority over a clear (by the MVC instruction) if they occur on the same cycle. The saturate bit is set one full cycle (one delay slot) after a saturate occurs. This bit will not be modified by a conditional instruction whose condition is false. | | | | |
| 8 | EN | Endian bit. This bit is read-only. Depicts the device endian mode. 0 = Big Endian mode. 1 = Little Endian mode [default]. | | | | |
| 7:5 | PCC | Program Cache control mode. L1D, Level 1 Program Cache 000/010 = Cache Enabled / Cache accessed and updated on reads. All other PCC values reserved. | | | | |
| 4:2 | DCC | Data Cache control mode. L1D, Level 1 Data Cache 000/010 = Cache Enabled / 2-Way Cache All other DCC values reserved | | | | |
| 1 | PGIE | Previous GIE (global interrupt enable); saves the Global Interrupt Enable (GIE) when an interrupt is taken. Allows for proper nesting of interrupts. 0 = Previous GIE value is 0. (default) 1 = Previous GIE value is 1. | | | | |
| 0 | GIE | Global interrupt enable bit. Enables (1) or disables (0) all interrupts except the reset interrupt and NMI (nonmaskable interrupt). 0 = Disables all interrupts (except the reset interrupt and NMI) [default] 1 = Enables all interrupts (except the reset interrupt and NMI) | | | | |

Downloaded From Oneyac.com

cache configuration (CCFG) register description

The C6713B device includes an enhancement to the cache configuration (CCFG) register. A "P" bit (CCFG.31) allows the programmer to select the priority of accesses to L2 memory originating from the transfer crossbar (TC) over accesses originating from the L1D memory system. An important class of TC accesses is EDMA transfers, which move data to or from the L2 memory. While the EDMA normally has no issue accessing L2 memory due to the high hit rates on the L1D memory system, there are pathological cases where certain CPU behavior could block the EDMA from accessing the L2 memory for long enough to cause a missed deadline when transferring data to a peripheral such as the McASP or McBSP. This can be avoided by setting the P bit to "1" because the EDMA will assume a higher priority than the L1D memory system when accessing L2 memory.

For more detailed information on the P-bit function and for silicon advisories concerning EDMA L2 memory accesses blocked, see the TMS320C6713, TMS320C6713B Digital Signal Processors Silicon Errata (literature number SPRZ191).

| 31 | 30 10 | 9 | 8 | 7 | 3 | 2 0 | |
|-------|----------|-----|-----|----------|---|---------|--|
| P† | Reserved | IP | ID | Reserved | | L2MODE | |
| R/W-0 | R-x | W-0 | W-0 | R-0 0000 | | R/W-000 | |

Legend: R = Readable; R/W = Readable/Writeable; -n = value after reset; -x = undefined value after reset †This device includes a P bit.

Figure 14. Cache Configuration Register (CCFG)

Table 25. CCFG Register Bit Field Description

| BIT# | NAME | DESCRIPTION |
|-------|----------|---|
| 31 | Р | L1D requestor priority to L2 bit. P = 0: L1D requests to L2 higher priority than TC requests P = 1: TC requests to L2 higher priority than L1D requests |
| 30:10 | Reserved | Reserved. Read-only, writes have no effect. |
| 9 | ΙP | Invalidate L1P bit. 0 = Normal L1P operation 1 = All L1P lines are invalidated |
| 8 | ID | Invalidate L1D bit. 0 = Normal L1D operation 1 = All L1D lines are invalidated |
| 7:3 | Reserved | Reserved. Read-only, writes have no effect. |
| 2:0 | L2MODE | L2 operation mode bits (L2MODE). 000b = L2 Cache disabled (All SRAM mode) [256K SRAM] 001b = 1-way Cache (16K L2 Cache) / [240K SRAM] 010b = 2-way Cache (32K L2 Cache) / [224K SRAM] 011b = 3-way Cache (48K L2 Cache) / [208K SRAM] 111b = 4-way Cache (64K L2 Cache) / [192K SRAM] All others Reserved |

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

interrupts and interrupt selector

The C67x DSP core supports 16 prioritized interrupts, which are listed in Table 26. The highest priority interrupt is INT_00 (dedicated to RESET) while the lowest priority is INT_15. The first four interrupts are non-maskable and fixed. The remaining interrupts (4–15) are maskable and default to the interrupt source listed in Table 26. However, their interrupt source may be reprogrammed to any one of the sources listed in Table 27 (Interrupt Selector). Table 27 lists the selector value corresponding to each of the alternate interrupt sources. The selector choice for interrupts 4–15 is made by programming the corresponding fields (listed in Table 26) in the MUXH (address 0x019C0000) and MUXL (address 0x019C0004) registers.

Table 26. DSP Interrupts

| DSP INTERRUPT NUMBER | INTERRUPT SELECTOR CONTROL REGISTER | DEFAULT SELECTOR VALUE (BINARY) | DEFAULT INTERRUPT EVENT |
|----------------------------|--|--|-------------------------------|
| INT_00 | - | - | RESET |
| INT_01 | _ | - | NMI |
| INT_02 | _ | - | Reserved |
| INT_03 | - | - | Reserved |
| INT_04 | MUXL[4:0] | 00100 | GPINT4 [†] |
| INT_05 | MUXL[9:5] | 00101 | GPINT5 [†] |
| INT_06 | MUXL[14:10] | 00110 | GPINT6 [†] |
| INT_07 | MUXL[20:16] | 00111 | GPINT7 [†] |
| INT_08 | MUXL[25:21] | 01000 | EDMAINT |
| INT_09 | MUXL[30:26] | 01001 | EMUDTDMA |
| INT_10 | MUXH[4:0] | 00011 | SDINT |
| INT_11 | MUXH[9:5] | 01010 | EMURTDXRX |
| INT_12 | MUXH[14:10] | 01011 | EMURTDXTX |
| INT_13 | MUXH[20:16] | 00000 | DSPINT |
| INT_14 | MUXH[25:21] | 00001 | TINT0 |
| INT_15 | MUXH[30:26] | 00010 | TINT1 |

Table 27. Interrupt Selector

| INTERRUPT SELECTOR VALUE (BINARY) | INTERRUPT EVENT | MODULE |
|--|---------------------|-----------|
| 00000 | DSPINT | HPI |
| 00001 | TINT0 | Timer 0 |
| 00010 | TINT1 | Timer 1 |
| 00011 | SDINT | EMIF |
| 00100 | GPINT4 [†] | GPIO |
| 00101 | GPINT5 [†] | GPIO |
| 00110 | GPINT6 [†] | GPIO |
| 00111 | GPINT7 [†] | GPIO |
| 01000 | EDMAINT | EDMA |
| 01001 | EMUDTDMA | Emulation |
| 01010 | EMURTDXRX | Emulation |
| 01011 | EMURTDXTX | Emulation |
| 01100 | XINT0 | McBSP0 |
| 01101 | RINT0 | McBSP0 |
| 01110 | XINT1 | McBSP1 |
| 01111 | RINT1 | McBSP1 |
| 10000 | GPINT0 | GPIO |
| 10001 | Reserved | - |
| 10010 | Reserved | - |
| 10011 | Reserved | - |
| 10100 | Reserved | - |
| 10101 | Reserved | - |
| 10110 | I2CINT0 | I2C0 |
| 10111 | I2CINT1 | I2C1 |
| 11000 | Reserved | - |
| 11001 | Reserved | - |
| 11010 | Reserved | - |
| 11011 | Reserved | _ |
| 11100 | AXINT0 | McASP0 |
| 11101 | ARINT0 | McASP0 |
| 11110 | AXINT1 | McASP1 |
| 11111 | ARINT1 | McASP1 |

[†] Interrupt Events GPINT4, GPINT5, GPINT6, and GPINT7 are outputs from the GPIO module (GP). They originate from the device pins GP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), and GP[7](EXT_INT7). These pins can be used as edge-sensitive EXT_INTx with polarity controlled by the External Interrupt Polarity Register (EXTPOL.[3:0]). The corresponding pins must first be enabled in the GPIO module by setting the corresponding enable bits in the GP Enable Register (GPEN.[7:4]), and configuring them as inputs in the GP Direction Register (GPDIR.[7:4]). These interrupts can be controlled through the GPIO module in addition to the simple EXTPOL.[3:0] bits. For more information on interrupt control via the GPIO module, see the TMS320C6000 DSP General-Purpose Input/Output (GPIO) Reference Guide (literature number SPRU584).



external interrupt sources

The device supports many external interrupt sources as indicated in Table 28. Control of the interrupt source is done by the associated module and is made available by enabling the corresponding binary interrupt selector value (see Table 27 Interrupt Selector shaded rows). Due to pin muxing and module usage, not all external interrupt sources are available at the same time.

Table 28. External Interrupt Sources and Peripheral Module Control

| | • | |
|-------------|--------------------|--------|
| PIN NAME | INTERRUPT EVENT | MODULE |
| GP[15] | GPINT0 | GPIO |
| GP[14] | GPINT0 | GPIO |
| GP[13] | GPINT0 | GPIO |
| GP[12] | GPINT0 | GPIO |
| GP[11] | GPINT0 | GPIO |
| GP[10] | GPINT0 | GPIO |
| GP[9] | GPINT0 | GPIO |
| GP[8] | GPINT0 | GPIO |
| GP[7] | GPINT0 or GPINT7 | GPIO |
| GP[6] | GPINT0 or GPINT6 | GPIO |
| GP[5] | GPINT0 or GPINT5 | GPIO |
| GP[4] | GPINT0 or GPINT4 | GPIO |
| GP[3] | GPINT0 | GPIO |
| GP[2] | GPINT0 | GPIO |
| GP[1] | GPINT0 | GPIO |
| GP[0] | GPINT0 | GPIO |

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

EDMA module and **EDMA** selector

The C67x EDMA supports up to 16 EDMA channels. Four of the sixteen channels (channels 8–11) are reserved for EDMA chaining, leaving 12 EDMA channels available to service peripheral devices.

The EDMA selector registers that control the EDMA channels servicing peripheral devices are located at addresses 0x01A0FF00 (ESEL0), 0x01A0FF04 (ESEL1), and 0x01A0FF0C (ESEL3). These EDMA selector registers control the mapping of the EDMA events to the EDMA channels. Each EDMA event has an assigned EDMA selector code (see Table 30). By loading each EVTSELx register field with an EDMA selector code, users can map any desired EDMA event to any specified EDMA channel. Table 29 lists the default EDMA selector value for each EDMA channel.

See Table 31 and Table 32 for the EDMA Event Selector registers and their associated bit descriptions.



EDMA module and **EDMA** selector (continued)

Table 29. EDMA Channels

| EDMA CHANNEL | EDMA SELECTOR CONTROL REGISTER | DEFAULT SELECTOR VALUE (BINARY) | DEFAULT EDMA EVENT | |
|-----------------|---|--|--------------------------|--|
| 0 | ESEL0[5:0] | 000000 | DSPINT | |
| 1 | ESEL0[13:8] | 000001 | TINT0 | |
| 2 | ESEL0[21:16] | 000010 | TINT1 | |
| 3 | ESEL0[29:24] | 000011 | SDINT | |
| 4 | ESEL1[5:0] | 000100 | GPINT4 | |
| 5 | ESEL1[13:8] | 000101 | GPINT5 | |
| 6 | ESEL1[21:16] | 000110 | GPINT6 | |
| 7 | ESEL1[29:24] | 000111 | GPINT7 | |
| 8 | - | - | TCC8 (Chaining) | |
| 9 | - | - | TCC9 (Chaining) | |
| 10 | - | - | TCC10 (Chaining) | |
| 11 | - | - | TCC11 (Chaining) | |
| 12 | ESEL3[5:0] | 001100 | XEVT0 | |
| 13 | ESEL3[13:8] | 001101 | REVT0 | |
| 14 | ESEL3[21:16] | 001110 | XEVT1 | |
| 15 | ESEL3[29:24] | 001111 | REVT1 | |

Table 30. EDMA Selector

| EDMA SELECTOR CODE (BINARY) | EDMA EVENT | MODULE | |
|-----------------------------------|---------------|--------|--|
| 000000 | DSPINT | HPI | |
| 000001 | TINT0 | TIMER0 | |
| 000010 | TINT1 | TIMER1 | |
| 000011 | SDINT | EMIF | |
| 000100 | GPINT4 | GPIO | |
| 000101 | GPINT5 | GPIO | |
| 000110 | GPINT6 | GPIO | |
| 000111 | GPINT7 | GPIO | |
| 001000 | GPINT0 | GPIO | |
| 001001 | GPINT1 | GPIO | |
| 001010 | GPINT2 | GPIO | |
| 001011 | GPINT3 | GPIO | |
| 001100 | XEVT0 | McBSP0 | |
| 001101 | REVT0 | McBSP0 | |
| 001110 | XEVT1 | McBSP1 | |
| 001111 | REVT1 | McBSP1 | |
| 010000-011111 | Rese | rved | |
| 100000 | AXEVTE0 | McASP0 | |
| 100001 | AXEVTO0 | McASP0 | |
| 100010 | AXEVT0 | McASP0 | |
| 100011 | AREVTE0 | McASP0 | |
| 100100 | AREVTO0 | McASP0 | |
| 100101 | AREVT0 | McASP0 | |
| 100110 | AXEVTE1 | McASP1 | |
| 100111 | AXEVTO1 | McASP1 | |
| 101000 | AXEVT1 | McASP1 | |
| 101001 | AREVTE1 | McASP1 | |
| 101010 | AREVTO1 | McASP1 | |
| 101011 | AREVT1 | McASP1 | |
| 101100 | I2CREVT0 | I2C0 | |
| 101101 | I2CXEVT0 | I2C0 | |
| 101110 | I2CREVT1 | I2C1 | |
| 101111 | I2CXEVT1 | I2C1 | |
| 110000 | GPINT8 | GPIO | |
| 110001 | GPINT9 | GPIO | |
| 110010 | GPINT10 | GPIO | |
| 110011 | GPINT11 | GPIO | |
| 110100 | GPINT12 | GPIO | |
| 110101 | GPINT13 | GPIO | |
| 110110 | GPINT14 | GPIO | |
| 110111 | GPINT15 | GPIO | |
| 111000–111111 | Rese | rved | |

EDMA module and EDMA selector (continued)

Table 31. EDMA Event Selector Registers (ESEL0, ESEL1, and ESEL3)

ESEL0 Register (0x01A0 FF00)

| 31 | 30 | 29 | 28 | 27 | 24 | 23 | 22 | 21 | 20 | 19 | 16 |
|------|----------------|---------|--------------|------------------|----|------------------|---------|----|--------------|----|----|
| Rese | served EVTSEL3 | | | Reserved EVTSEL2 | | | | | | | |
| R- | -0 | | R/W-00 0011b | | | R-0 R/W-00 0010b | | | | | |
| 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
| Rese | rved | EVTSEL1 | | Reserved | | | EVTSEL0 | | | | |
| R- | -0 | | | R/W-00 0001b | | R-0 | | | R/W-00 0000b | | |

Legend: R = Read only, R/W = Read/Write; -n = value after reset

ESEL1 Register (0x01A0 FF04)

| 31 | 30 | 29 | 28 | 27 | 24 | 23 | 22 | 21 | 20 | 19 | 16 |
|------|------|--------------|---------|--------------|------------------|-----|---------|---------|----|--------------|----|
| Rese | rved | EVTSEL7 | | Reserved | | | EVTSEL6 | | | | |
| R- | -0 | R/W-00 0111b | | | R-0 R/W-00 0110b | | | _ | | | |
| 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 |
| Rese | rved | | EVTSEL5 | | Reserved | | | EVTSEL4 | | | |
| R- | -0 | | | R/W-00 0101b | | R-0 | | | | R/W-00 0100b | |

Legend: R = Read only, R/W = Read/Write; -n = value after reset

ESEL3 Register (0x01A0 FF0C)

| 31 | 30 | 29 | 28 | 27 | 24 | 23 | 22 | 21 | 20 | 19 | 16 | |
|------|------|----------|----|--------------|-----|-----|----------|----|----------|--------------|----|--|
| Rese | rved | EVTSEL15 | | Reserved | | | EVTSEL14 | | | | | |
| R- | -0 | | | R/W-00 1111b | | | R-0 | | | R/W-00 1110b | | |
| 15 | 14 | 13 | 12 | 11 | 8 | 7 | 6 | 5 | 4 | 3 | 0 | |
| Rese | rved | | | EVTSEL13 | _13 | | Reserved | | EVTSEL12 | | | |
| R- | -0 | | | R/W-00 1101b | | R-0 | | | | R/W-00 1100b | | |

Legend: R = Read only, R/W = Read/Write; -n = value after reset


Table 32. EDMA Event Selection Registers (ESEL0, ESEL1, and ESEL3) Description

| BIT# | NAME | DESCRIPTION |
|--------------------------------|----------|---|
| 31:30 23:22 15:14 7:6 | Reserved | Reserved. Read-only, writes have no effect. |
| 29:24 21:16 13:8 5:0 | EVTSELx | EDMA event selection bits for channel x. Allows mapping of the EDMA events to the EDMA channels. The EVTSEL0 through EVTSEL15 bits correspond to the channels 0 to 15, respectively. These EVTSELx fields are user–selectable. By configuring the EVTSELx fields to the EDMA selector value of the desired EDMA sync event number (see Table 30), users can map any EDMA event to the EDMA channel. For example, if EVTSEL15 is programmed to 00 0001b (the EDMA selector code for TINT0), then channel 15 is triggered by Timer0 TINT0 events. |



PLL and PLL controller

The TMS320C6713B includes a PLL and a flexible PLL Controller peripheral consisting of a prescaler (D0) and four dividers (OSCDIV1, D1, D2, and D3). The PLL controller is able to generate different clocks for different parts of the system (i.e., DSP core, Peripheral Data Bus, External Memory Interface, McASP, and other peripherals). Figure 15 illustrates the PLL, the PLL controller, and the clock generator logic.



†Dividers D1 and D2 must never be disabled. Never write a "0" to the D1EN or D2EN bits in the PLLDIV1 and PLLDIV2 registers.

- NOTES: A. Place all PLL external components (C1, C2, and the EMI Filter) as close to the C67x[™] DSP device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.
 - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (C1, C2, and the EMI Filter).
 - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.
 - D. EMI filter manufacturer TDK part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U.

Figure 15. PLL and Clock Generator Logic



PLL and PLL controller (continued)

The PLL Reset Time is the amount of wait time needed when resetting the PLL (writing PLLRST=1), in order for the PLL to properly reset, before bringing the PLL out of reset (writing PLLRST = 0). For the PLL Reset Time value, see Table 33. The PLL Lock Time is the amount of time from when PLLRST = 0 with PLLEN = 0 (PLL out of reset, but still bypassed) to when the PLLEN bit can be safely changed to "1" (switching from bypass to the PLL path), see Table 33 and Figure 15.

Under some operating conditions, the maximum PLL Lock Time may vary from the specified typical value. For the PLL Lock Time values, see Table 33.

Table 33. PLL Lock and Reset Times

| | MIN | TYP | MAX | UNIT |
|----------------|-----|-----|-------|------|
| PLL Lock Time | | 75 | 187.5 | μs |
| PLL Reset Time | 125 | | | ns |

Table 34 shows the device's CLKOUT signals, how they are derived and by what register control bits, and what is the default settings. For more details on the PLL, see the PLL and Clock Generator Logic diagram (Figure 15).

Table 34. CLKOUT Signals, Default Settings, and Control

| CLOCK OUTPUT SIGNAL NAME | DEFAULT SETTING (ENABLED or DISABLED) | CONTROL BIT(s) (Register) | DESCRIPTION |
|-----------------------------|--|--|---|
| CLKOUT2 | ON (ENABLED) | D2EN = 1 (PLLDIV2.[15]) CK2EN = 1 (EMIF GBLCTL.[3]) | SYSCLK2 selected [default] |
| CLKOUT3 | ON (ENABLED) | OD1EN = 1 (OSCDIV1.[15]) | Derived from CLKIN |
| ECLKOUT | ON (ENABLED); derived from SYSCLK3 | EKSRC = 0 (DEVCFG.[4]) EKEN = 1 (EMIF GBLCTL.[5]) | SYSCLK3 selected [default]. To select ECLKIN source: EKSRC = 1 (DEVCFG.[4]) and EKEN = 1 (EMIF GBLCTL.[5]) |

The input clock (CLKIN) is directly available to the McASP modules as AUXCLK for use as an internal high-frequency clock source. The input clock (CLKIN) may also be divided down by a programmable divider OSCDIV1 (/1, /2, /3, ..., /32) and output on the CLKOUT3 pin for other use in the system.

Figure 15 shows that the input clock source may be divided down by divider PLLDIV0 (/1, /2, ..., /32) and then multiplied up by a factor of x4, x5, x6, and so on, up to x25.

Either the input clock (PLLEN = 0) or the PLL output (PLLEN = 1) then serves as the high-frequency reference clock for the rest of the DSP system. The DSP core clock, the peripheral bus clock, and the EMIF clock may be divided down from this high-frequency clock (each with a unique divider). For example, with a 30 MHz input if the PLL output is configured for 450 MHz, the DSP core may be operated at 225 MHz (/2) while the EMIF may be configured to operate at a rate of 75 MHz (/6). Note that there is a specific minimum and maximum reference clock (PLLREF) and output clock (PLLOUT) for the block labeled PLL in Figure 15, as well as for the DSP core, peripheral bus, and EMIF. The clock generator must not be configured to exceed any of these constraints (certain combinations of external clock input, internal dividers, and PLL multiply ratios might not be supported). See Table 35 for the PLL clocks input and output frequency ranges.



PLL and PLL controller (continued)

Table 35. PLL Clock Frequency Ranges†‡

| CLOCK SIGNAL | GE F | PYP -200, -225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | | |
|---------------------|---------|---|-----|--|--|
| | MIN | MAX | | | |
| PLLREF (PLLEN = 1) | 12 | 100 | MHz | | |
| PLLOUT | 140 | 600 | MHz | | |
| SYSCLK1 | - | Device Speed (DSP Core) | MHz | | |
| SYSCLK3 (EKSRC = 0) | _ | 100 | MHz | | |
| AUXCLK | _ | 50§ | MHz | | |

[†]SYSCLK2 rate *must* be exactly half of SYSCLK1.

The EMIF itself may be clocked by an external reference clock via the ECLKIN pin or can be generated on-chip as SYSCLK3. SYSCLK3 is derived from divider D3 off of PLLOUT (see Figure 15, PLL and Clock Generator Logic). The EMIF clock selection is programmable via the EKSRC bit in the DEVCFG register.

The settings for the PLL multiplier and each of the dividers in the clock generation block may be reconfigured via software at run time. If either the input to the PLL changes due to D0, CLKMODE0, or CLKIN, or if the PLL multiplier is changed, then software must enter bypass first and stay in bypass until the PLL has had enough time to lock (see electrical specifications). For the programming procedure, see the *TMS320C6000 DSP Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide* (literature number SPRU233).

SYSCLK2 is the internal clock source for peripheral bus control. SYSCLK2 (Divider D2) *must* be programmed to be half of the SYSCLK1 rate. For example, if D1 is configured to divide-by-2 mode (/2), then D2 *must* be programmed to divide-by-4 mode (/4). SYSCLK2 is also tied directly to CLKOUT2 pin (see Figure 15).

During the programming transition of Divider D1 and Divider D2 (resulting in SYSCLK1 and SYSCLK2 output clocks, see Figure 15), the order of programming the PLLDIV1 and PLLDIV2 registers must be observed to ensure that SYSCLK2 always runs at half the SYSCLK1 rate or slower. For example, if the divider ratios of D1 and D2 are to be changed from /1, /2 (respectively) to /5, /10 (respectively) then, the PLLDIV2 register must be programmed before the PLLDIV1 register. The transition ratios become /1, /2; /1, /10; and then /5, /10. If the divider ratios of D1 and D2 are to be changed from /3, /6 to /1, /2 then, the PLLDIV1 register must be programmed before the PLLDIV2 register. The transition ratios, for this case, become /3, /6; /1, /6; and then /1, /2. The final SYSCLK2 rate *must* be exactly half of the SYSCLK1 rate.

Note that Divider D1 and Divider D2 must **always** be enabled (i. e., D1EN and D2EN bits are set to "1" in the PLLDIV1 and PLLDIV2 registers).

The PLL Controller registers should be modified only by the CPU or via emulation. The HPI should *not* be used to directly access the PLL Controller registers.


For detailed information on the clock generator (PLL Controller registers) and their associated software bit descriptions, see Table 37 through Table 43.

[‡] Also see the electrical specification (timing requirements and switching characteristics parameters) in the input and output clocks section of this data sheet.

[§] When the McASP module is not used, the AUXCLK maximum frequency can be any frequency up to the CLKIN maximum frequency.

PLL and PLL controller (continued)

Table 36. PLL Control/Status Register (PLLCSR) [0x01B7 C100]




Legend: R = Read only, R/W = Read/Write; -n = value after reset

Table 37. PLL Control/Status Register (PLLCSR) Description

| BIT# | NAME | DESCRIPTION | | | |
|------|----------|---|--|--|--|
| 31:7 | Reserved | Reserved. Read-only, writes have no effect. | | | |
| 6 | STABLE | Clock Input Stable. This bit indicates if the clock input has stabilized. 0 - Clock input not yet stable. Clock counter is not finished counting (default). 1 - Clock input stable. | | | |
| 5:4 | Reserved | Reserved. Read-only, writes have no effect. | | | |
| 3 | PLLRST | Asserts RESET to PLL 0 - PLL Reset Released. 1 - PLL Reset Asserted (default). | | | |
| 2 | Reserved | Reserved. The user <i>must</i> write a "0" to this bit. | | | |
| 1 | PLLPWRDN | Select PLL Power Down 0 - PLL Operational (default). 1 - PLL Placed in Power-Down State. | | | |
| 0 | PLLEN | PLL Mode Enable 0 - Bypass Mode (default). PLL disabled. Divider D0 and PLL are bypassed. SYSCLK1/SYSCLK2/SYSCLK3 are divided down directly from input reference clock. 1 - PLL Enabled. Divider D0 and PLL are not bypassed. SYSCLK1/SYSCLK2/SYSCLK3 are divided down from PLL output. | | | |

PLL and PLL controller (continued)

Table 38. PLL Multiplier Control Register (PLLM) [0x01B7 C110]



Legend: R = Read only, R/W = Read/Write; -n = value after reset

Table 39. PLL Multiplier Control Register (PLLM) Description

| BIT # NA | ME | DESCRIPTION | | | | | | | | |
|-----------|-------|--|---|--|---|--|---|--|--|--|
| 31:5 Rese | erved | Reserved. Read-only, writes have no effect. | | | | | | | | |
| 4:0 PL | LM | 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01011 01100 01101 01111 | , = = = = = = = = = = = = = = = = = = = | de [default is a Reserved Reserved Reserved Reserved x4 x5 x6 x7 x8 x9 x10 x11 x12 x13 x14 x15 | 10000 10001 10010 10011 10100 10101 10110 11011 11000 11011 11110 11110 11111 | | x16 x17 x18 x19 x20 x21 x22 x23 x24 x25 Reserved | | | |

PLL and PLL controller (continued)

Table 40. PLL Wrapper Divider x Registers (PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3) [0x01B7 C114, 0x01B7 C118, 0x01B7 C11C, and 0x01B7 C120, respectively]

| 31 | | 28 | 27 | | 24 | 23 | | 20 | 19 | | | 16 |
|-------|----|----|----|----------|----|----------|---|----|----|------------|---|----|
| | | | | | | Reserved | | | | | | |
| | | | | | | R-0 | | | | | | |
| 15 | 14 | 12 | 11 | | 8 | 7 | 5 | 4 | 3 | 2 | 1 | 0 |
| DxEN | | | | Reserved | | | | | | PLLDIVx | | |
| R/W-1 | | | | R-0 | | | | | F | ?/W−x xxxx | f | |

Legend: R = Read only, R/W = Read/Write; -n = value after reset

CAUTION:

D1 and D2 should never be disabled. D3 should only be disabled if ECLKIN is used.

Table 41. PLL Wrapper Divider x Registers (Prescaler Divider D0 and Post-Scaler Dividers D1, D2, and D3) Description‡

| BIT# | NAME | DESCRIPTION |
|-------|----------|---|
| 31:16 | Reserved | Reserved. Read-only, writes have no effect. |
| 15 | DxEN | Divider Dx Enable (where x denotes 0 through 3). 0 — Divider x Disabled. No clock output. 1 — Divider x Enabled (default). These divider-enable bits are device-specific and must be set to 1 to enable. |
| 14:5 | Reserved | Reserved. Read-only, writes have no effect. |
| 4:0 | PLLDIVx | PLL Divider Ratio [Default values for the PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 bits are /1, /1, /2, and /2, respectively]. 00000 = /1 |


Note that SYSCLK2 must run at half the rate of SYSCLK1. Therefore, the divider ratio of D2 must be two times slower than D1. For example, if D1 is set to /2, then D2 must be set to /4.



[†] Default values for the PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 bits are /1 (0 0000), /1 (0 0000), /2 (0 0001), and /2 (0 0001), respectively.

PLL and PLL controller (continued)

Table 42. Oscillator Divider 1 Register (OSCDIV1) [0x01B7 C124]



Legend: R = Read only, R/W = Read/Write; -n = value after reset

The OSCDIV1 register controls the oscillator divider 1 for CLKOUT3. The CLKOUT3 signal does *not* go through the PLL path.

Table 43. Oscillator Divider 1 Register (OSCDIV1) Description

| BIT# | NAME | DESCRIPTION | | | | | | | |
|-------|----------|---|--|--|--|--|--|--|--|
| 31:16 | Reserved | served. Read-only, writes have no effect. | | | | | | | |
| 15 | OD1EN | Oscillator Divider 1 Enable. 0 - Oscillator Divider 1 Disabled. 1 - Oscillator Divider 1 Enabled (default). | | | | | | | |
| 14:5 | Reserved | erved. Read-only, writes have no effect. | | | | | | | |
| 4:0 | OSCDIV1 | Oscillator Divider 1 Ratio [default is /8 (0 0111)]. 00000 = /1 | | | | | | | |

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

multichannel audio serial port (McASP) peripherals

The device includes two multi-channel audio serial port (McASP) interface peripherals (McASP1 and McASP0). The McASP is a serial port optimized for the needs of multi-channel audio applications. With two McASP peripherals, the device is capable of supporting two completely independent audio zones simultaneously.

Each McASP consists of a transmit and receive section. These sections can operate completely independently with different data formats, separate master clocks, bit clocks, and frame syncs or alternatively, the transmit and receive sections may be synchronized. Each McASP module also includes a pool of 16 shift registers that may be configured to operate as either transmit data, receive data, or general-purpose I/O (GPIO).

The transmit section of the McASP can transmit data in either a time-division-multiplexed (TDM) synchronous serial format or in a digital audio interface (DIT) format where the bit stream is encoded for S/PDIF, AES-3, IEC-60958, CP-430 transmission. The receive section of the McASP supports the TDM synchronous serial format.

Each McASP can support one transmit data format (either a TDM format or DIT format) and one receive format at a time. All transmit shift registers use the same format and all receive shift registers use the same format. However, the transmit and receive formats need not be the same.

Both the transmit and receive sections of the McASP also support burst mode which is useful for non-audio data (for example, passing control information between two DSPs).

The McASP peripherals have additional capability for flexible clock generation, and error detection/handling, as well as error management.

McASP block diagram

Figure 16 illustrates the major blocks along with external signals of the McASP1 and McASP0 peripherals; and shows the 8 serial data [AXR] pins for each McASP. Each McASP also includes full general-purpose I/O (GPIO) control, so any pins not needed for serial transfers can be used for general-purpose I/O.



multichannel audio serial port (McASP) peripherals (continued)




Figure 16. McASP0 and McASP1 Configuration

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

multichannel audio serial port (McASP) peripherals (continued)

multichannel time division multiplexed (TDM) synchronous transfer mode

The McASP supports a multichannel, time-division-multiplexed (TDM) synchronous transfer mode for both transmit and receive. Within this transfer mode, a wide variety of serial data formats are supported, including formats compatible with devices using the Inter-Integrated Sound (IIS) protocol.

TDM synchronous transfer mode is typically used when communicating between integrated circuits such as between a DSP and one or more ADC, DAC, CODEC, or S/PDIF receiver devices. In multichannel applications, it is typical to find several devices operating synchronized with each other. For example, to provide six analog outputs, three stereo DAC devices would be driven with the same bit clock and frame sync, but each stereo DAC would use a different McASP serial data pin carrying stereo data (2 TDM time slots, left and right).

The TDM synchronous serial transfer mode utilizes several control signals and one or more serial data signals:

- A bit clock signal (ACLKX for transmit, ACKLR for receive)
- A frame sync signal (AFSX for transmit, AFSR for receive)
- An (Optional) high frequency master clock (AHCLKX for transmit, AHCLKR for receive) from which the bit clock is derived
- One or more serial data pins (AXR for transmit and for receive).

Except for the optional high-frequency master clock, all of the signals in the TDM synchronous serial transfer mode protocol are synchronous to the bit clocks (ACLKX and ACLKR).

In the TDM synchronous transfer mode, the McASP continually transmits and receives data periodically (since audio ADCs and DACs operate at a fixed-data rate). The data is organized into frames, and the beginning of a frame is marked by a frame sync pulse on the AFSX, AFSR pin.

In a typical audio system, one frame is transferred per sample period. To support multiple channels, the choices are to either include more time slots per frame (and therefore operate with a higher bit clock) or to keep the bit clock period constant and use additional data pins to transfer the same number of channels. For example, a particular six-channel DAC might require three McASP serial data pins; transferring two channels of data on each serial data pin during each sample period (frame). Another similar DAC may be designed to use only a single McASP serial data pin, but clocked three times faster and transferring six channels of data per sample period. The McASP is flexible enough to support either type of DAC but a transmitter cannot be configured to do both at the same time.

For multiprocessor applications, the McASP supports any number of time slots per frame (between 2 and 32), and includes the ability to "disable" transfers during specific time slots.

In addition, to support of S/PDIF, AES-3, IEC-60958, CP-430 receivers chips whose natural block (McASP frame) size is 384 samples; the McASP receiver supports a 384 time slot mode. The advantage to using the 384 time slot mode is that interrupts may be generated synchronous to the S/PDIF, AES-3, IEC-60958, CP-430 receivers, for example the "last slot" interrupt.

burst transfer mode

The McASP also supports a burst transfer mode, which is useful for non-audio data (for example, passing control information between two DSPs). Burst transfer mode uses a synchronous serial format similar to TDM, except the frame sync is generated for each data word transferred. In addition, frame sync generation is not periodic or time-driven as in TDM mode but rather data-driven.



multichannel audio serial port (McASP) peripherals (continued)

supported bit stream formats for TDM and burst transfer modes

The serial data pins support a wide variety of formats. In the TDM and burst synchronous modes, the data may be transmitted / received with the following options:

- Time slots per frame: 1 (Burst/Data Driven), or 2,3...32 (TDM/Time-Driven).
- Time slot size: 8, 12, 16, 20, 24, 28, 32 bits per time slot
- Data size: 8, 12, 16, 20, 24, 28, 32 bits (must be less than or equal to time slot)
- Data alignment within time slot: Left- or Right-Justified
- Bit order: MSB or LSB first.
- Unused bits in time slot: Padded with 0, 1 or extended with value of another bit.
- Time slot delay from frame sync: 0,1, or 2 bit delay

The data format can be programmed independently for transmit and receive, and for McASP0 vs. McASP1. In addition, the McASP can automatically re-align the data as processed natively by the DSP (any format on a nibble boundary) adjusting the data in hardware to any of the supported serial bit stream formats (TDM, Burst, and DIT modes). This reduces the amount of bit manipulation that the DSP must perform and simplifies software architecture.

digital audio interface transmitter (DIT) transfer mode (transmitter only)

The McASP transmit section may also be configured in digital audio interface transmitter (DIT) mode where it outputs data formatted for transmission over an S/PDIF, AES-3, IEC-60958, or CP-430 standard link. These standards encode the serial data such that the equivalent of 'clock' and 'frame sync' are embedded within the data stream. DIT transfer mode is used as an interconnect between audio components and can transfer multichannel digital audio data over a single optical or coaxial cable.

From an internal DSP standpoint, the McASP operation in DIT transfer mode is similar to the two time slot TDM mode, but the data transmitted is output as a bi-phase mark encoded bit stream with preamble, channel status, user data, validity, and parity automatically stuffed into the bit stream by the McASP module. The McASP includes separate validity bits for even/odd subframes and two 384-bit register file modules to hold channel status and user data bits.

DIT mode requires at minimum:

- One serial data pin (if the AUXCLK is used as the reference [see the PLL and Clock Generator Logic Figure 15]) or
- One serial data pin plus either the AHCLKX or ACLKX pin (if an external clock is needed).

If additional serial data pins are used, each McASP may be used to transmit multiple encoded bit streams (one per pin). However, the bit streams will all be synchronized to the same clock and the user data, channel status, and validity information carried by each bit stream will be the same for all bit streams transmitted by the same McASP module.

The McASP can also automatically re-align the data as processed by the DSP (any format on a nibble boundary) in DIT mode; reducing the amount of bit manipulation that the DSP must perform and simplifies software architecture.

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

multichannel audio serial port (McASP) peripherals (continued)

McASP flexible clock generators

The McASP transmit and receive clock generators are identical. Each clock generator can accept a high-frequency master clock input (on the AHCLKX and AHCLKR pins).

The transmit and receive bit clocks (on the ACLKX and ACLKR pins) can also be sourced externally or can be sourced internally by dividing down the high-frequency master clock input (programmable factor /1, /2, /3, ... /4096). The polarity of each bit clock is individually programmable.

The frame sync pins are AFSX (transmit) and AFSR (receive). A typical usage for these pins is to carry the left-right clock (LRCLK) signal when transmitting and receiving stereo data. The frame sync signals are individually programmable for either internal or external generation, either bit or slot length, and either rising or falling edge polarity.

Some examples of the things that a system designer can use the McASP clocking flexibility for are:

- Input a high-frequency master clock (for example, 512fs of the receiver), receive with an internally generated bit clock ratio of /8, while transmitting with an internally generated bit clock ratio of /4 or /2. [An example application would be to receive data from a DVD at 48 kHz but output up-sampled or decoded audio at 96 kHz or 192 kHz.]
- Transmit/receive data based one sample rate (for example, 44.1 kHz) using McASP0 while transmitting and receiving at a different sample rate (for example, 48 kHz) on McASP1.
- Use the DSP's on-board AUXCLK to supply the system clock when the input source is an A/D converter.

McASP error handling and management

To support the design of a robust audio system, the McASP module includes error-checking capability for the serial protocol, data underrun, and data overrun. In addition, each McASP includes a timer that continually measures the high-frequency master clock every 32-SYSCLK2 clock cycles. The timer value can be read to get a measurement of the high-frequency master clock frequency and has a min-max range setting that can raise an error flag if the high-frequency master clock goes out of a specified range. The user would read the high-frequency transmit master clock measurement (AHCLKX0 or AHCLKX1) by reading the XCNT field of the XCLKCHK register and the user would read the high-frequency receive master clock measurement (AHCLKR0 or AHCLKR1) by reading the RCNT field of the RCLKCHK register.

Upon the detection of any one or more of the above errors (software selectable), or the assertion of the AMUTE IN pin, the AMUTE output pin may be asserted to a high or low level (selectable) to immediately mute the audio output. In addition, an interrupt may be generated if enabled based on any one or more of the error sources.

McASP interrupts and EDMA events

The McASP transmitter and receiver sections each generate an event on every time slot. This event can be serviced by an interrupt or by the EDMA controller.

When using interrupts to service the McASP, each shift register buffer has a unique address in the McASP Registers space (see Table 3).

When using the EDMA to service the McASP, the McASP DATA Port space in Table 3 is accessed. In this case, the address least-significant bits are ignored. Writes to any address in this range access the transmitting buffers in order from lowest (serializer 0) to highest (serializer 15), skipping over disabled and receiving serializers. Likewise, reads from any address in this space access the receiving buffers in the same order but skip over disabled and transmitting buffers.




I2C

Having two I2C modules on the TMS320C6713B simplifies system architecture, since one module may be used by the DSP to control local peripherals ICs (DACs, ADCs, etc.) while the other may be used to communicate with other controllers in a system or to implement a user interface.

The TMS320C6713B also includes two I2C serial ports for control purposes. Each I2C port supports:

- Compatible with *Philips I²C Specification Revision 2.1* (January 2000)
- Fast Mode up to 400 Kbps (no fail-safe I/O buffers)
- Noise Filter to Remove Noise 50 ns or less
- Seven- and Ten-Bit Device Addressing Modes
- Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality
- Events: DMA, Interrupt, or Polling
- Slew-Rate Limited Open-Drain Output Buffers

Figure 17 is a block diagram of the I2Cx module.



NOTE A: Shading denotes control/status registers.

Figure 17. I2Cx Module Block Diagram




general-purpose input/output (GPIO)

To use the GP[15:0] software-configurable GPIO pins, the GPxEN bits in the GP Enable (GPEN) Register and the GPxDIR bits in the GP Direction (GPDIR) Register must be properly configured.

GPxEN = 1 GP[x] pin is enabled GPxDIR =GP[x] pin is an input 0 GPxDIR =GP[x] pin is an output

where "x" represents one of the 15 through 0 GPIO pins


Figure 18 shows the GPIO enable bits in the GPEN register for the C6713B device. To use any of the GPx pins as general-purpose input/output functions, the corresponding GPxEN bit must be set to "1" (enabled). Default values are device-specific, so refer to Figure 18 for the C6713B default configuration.



Legend: R/W = Readable/Writeable; -n = value after reset, -x = undefined value after reset

Figure 18. GPIO Enable Register (GPEN) [Hex Address: 01B0 0000]

Figure 19 shows the GPIO direction bits in the GPDIR register. This register determines if a given GPIO pin is an input or an output providing the corresponding GPxEN bit is enabled (set to "1") in the GPEN register. By default, all the GPIO pins are configured as input pins.



Legend: R/W = Readable/Writeable; -n = value after reset, -x = undefined value after reset


Figure 19. GPIO Direction Register (GPDIR) [Hex Address: 01B0 0004]

For more detailed information on general-purpose inputs/outputs (GPIOs), see the TMS320C6000 DSP General-Purpose Input/Output (GPIO) Reference Guide (literature number SPRU584).



power-down mode logic

Figure 20 shows the power-down mode logic on the C6713B.



[†] External input clocks, with the exception of CLKIN and CLKOUT3, are not gated by the power-down mode logic.

Figure 20. Power-Down Mode Logic[†]

triggering, wake-up, and effects


The device includes a programmable PLL which allows software control of PLL bypass via the PLLEN bit in the PLLCSR register. With this enhanced functionality come some additional considerations when entering power-down modes.

The power-down modes (PD2 and PD3) function by disabling the PLL to stop clocks to the C6713 device. However, if the PLL is bypassed (PLLEN = 0), the device will still receive clocks from the external clock input (CLKIN). Therefore, bypassing the PLL makes the power-down modes PD2 and PD3 ineffective.

The PLL needs to be enabled by writing a "1" to PLLEN bit (PLLCSR.0) before being able to enter either PD3 (CSR.11) or PD2 (CSR.10) in order for these modes to have an effect.

For the TMS320C6713B device it is recommended to use the PLLPWDN bit (PLLCSR.1) to enter a deep power-down state equivalent to PD3 since the PLLPWDN bit takes full advantage of the PLL power-down feature.

The power-down modes (PD1, PD2, and PD3) and their wake-up methods are programmed by setting the PWRD field (bits 15-10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 21 and described in Table 44. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when "writing" to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189).



Legend: R/W-x = Read/write reset value

NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189).

Figure 21. PWRD Field of the CSR Register

A delay of up to nine clock cycles may occur after the instruction that sets the PWRD bits in the CSR before the PD mode takes effect. As best practice, NOPs should be padded after the PWRD bits are set in the CSR to account for this delay.

If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. In the case with an enabled interrupt,



the GIE bit in the CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt.

PD2 and PD3 modes can only be aborted by device reset. Table 44 summarizes all the power-down modes.

Table 44. Characteristics of the Power-Down Modes

| PRWD FIELD (BITS 15–10) | POWER-DOWN MODE | WAKE-UP METHOD | EFFECT ON CHIP'S OPERATION |
|----------------------------|--------------------|---|---|
| 000000 | No power-down | _ | _ |
| 001001 | PD1 | Wake by an enabled interrupt | CPU halted (except for the interrupt logic) Power-down mode blocks the internal clock inputs at the |
| 010001 | PD1 | Wake by an enabled or non-enabled interrupt | boundary of the CPU, preventing most of the CPU's logic from switching. During PD1, EDMA transactions can proceed between peripherals and internal memory. |
| 011010 | PD2† | Wake by a device reset | Output clock from PLL is halted, stopping the internal clock structure from switching and resulting in the entire chip being halted. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. |
| 011100 | PD3 [†] | Wake by a device reset | Input clock to the PLL stops generating clocks. All register and internal RAM contents are preserved. All functional I/O freeze in the last state when the PLL clock is turned off. Following reset, the PLL needs time to re–lock, just as it does following power–up. Wake–up from PD3 takes longer than wake–up from PD2 because the PLL needs to be re–locked, just as it does following power–up. It is recommended to use the PLLPWDN bit (PLLCSR.1) as an alternative to PD3. |
| All others | Reserved | _ | _ |

[†] When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time (>1 second) if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

A dual-power supply with simultaneous sequencing can be used to eliminate the delay between core and I/O power up. A Schottky diode can also be used to tie the core rail to the I/O rail (see Figure 22).




Figure 22. Schottky Diode Diagram

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

power-supply decoupling

In order to properly decouple the supply planes from system noise, place as many capacitors (caps) as possible close to the DSP. Assuming 0603 caps, the user should be able to fit a total of 60 caps — 30 for the core supply and 30 for the I/O supply. These caps need to be close (no more than 1.25 cm maximum distance) to the DSP to be effective. Physically smaller caps are better, such as 0402, but the size needs to be evaluated from a yield/manufacturing point-of-view. Parasitic inductance limits the effectiveness of the decoupling capacitors, therefore physically smaller capacitors should be used while maintaining the largest available capacitance value. As with the selection of any component, verification of capacitor availability over the product's production lifetime needs to be considered.



IEEE 1149.1 JTAG compatibility statement

The TMS320C6713B DSP requires that both TRST and RESET resets be asserted upon power up to be properly initialized. While RESET initializes the DSP core, TRST initializes the DSP's emulation logic. Both resets are required for proper operation.

Note: TRST is synchronous and *must* be clocked by TCLK; otherwise, BSCAN may not respond as expected after TRST is asserted.

While both TRST and RESET need to be asserted upon power up, only RESET needs to be released for the DSP to boot properly. TRST may be asserted indefinitely for normal operation, keeping the JTAG port interface and DSP's emulation logic in the reset state. TRST only needs to be released when it is necessary to use a JTAG controller to debug the DSP or exercise the DSP's boundary scan functionality.

The TMS320C6713B DSP includes an internal pulldown (IPD) on the TRST pin to ensure that TRST will always be asserted upon power up and the DSP's internal emulation logic will always be properly initialized when this pin is not routed out. JTAG controllers from Texas Instruments actively drive TRST high. However, some third-party JTAG controllers may not drive TRST high but expect the use of an external pullup resistor on TRST. When using this type of JTAG controller, assert TRST to initialize the DSP after powerup and externally drive TRST high before attempting any emulation or boundary scan operations.

Following the release of RESET, the low-to-high transition of TRST must be "seen" to latch the state of EMU1 and EMU0. The EMU[1:0] pins configure the device for either Boundary Scan mode or Emulation mode. For more detailed information, see the terminal functions section of this data sheet.

Note: The DESIGN-WARNING section of the TMS320C6713B BSDL file contains information and constraints regarding proper device operation while in Boundary Scan Mode.

For more detailed information on the C6713B JTAG emulation, see the *TMS320C6000 DSP Designing for JTAG Emulation Reference Guide* (literature number SPRU641).

EMIF device speed

The maximum EMIF speed on the C6713B device is 100 MHz. TI recommends utilizing I/O buffer information specification (IBIS) to analyze all AC timings to determine if the maximum EMIF speed is achievable for a given board layout. To properly use IBIS models to attain accurate timing analysis for a given system, see the *Using IBIS Models for Timing Analysis* application report (literature number SPRA839).

For ease of design evaluation, Table 45 contains IBIS simulation results showing the maximum EMIF-SDRAM interface speeds for the given example boards (TYPE) and SDRAM speed grades. Timing analysis should be performed to verify that all AC timings are met for the specified board layout. Other configurations are also possible, but again, timing analysis must be done to verify proper AC timings.

To maintain signal integrity, serial termination resistors should be inserted into all EMIF output signal lines (see the Terminal Functions table for the EMIF output signals).

Table 45. C6713B Example Boards and Maximum EMIF Speed

| | BOARD CONFIGU | IRATION | | MAXIMUM ACHIEVABLE |
|-------------------------|-------------------------------------|--|----------------------------|---|
| TYPE | EMIF INTERFACE COMPONENTS | BOARD TRACE | SDRAM SPEED GRADE | EMIF-SDRAM INTERFACE SPEED |
| | | | 143 MHz 32-bit SDRAM (-7) | 100 MHz |
| 1-Load | One bank of one | 1 to 3-inch traces with proper | 166 MHz 32-bit SDRAM (-6) | For short traces, SDRAM data output hold time on these |
| Short Traces | 32-Bit SDRAM | termination resistors; Trace impedance $\sim 50 \Omega$ | 183 MHz 32-bit SDRAM (-55) | SDRAM speed grades cannot |
| | | | 200 MHz 32-bit SDRAM (-5) | meet EMIF input hold time requirement (see NOTE 1). |
| | | | 125 MHz 16-bit SDRAM (-8E) | 100 MHz |
| 2 Loads | | 1.2 to 3 inches from EMIF to | 133 MHz 16-bit SDRAM (-75) | 100 MHz |
| 2-Loads Short Traces | One bank of two 16-Bit SDRAMs | each load, with proper termination resistors; | 143 MHz 16-bit SDRAM (-7E) | 100 MHz |
| Onon Tracco | TO BIT OBTAINS | Trace impedance ~ 78 Ω | 167 MHz 16-bit SDRAM (-6A) | 100 MHz |
| | | · | 167 MHz 16-bit SDRAM (-6) | 100 MHz |
| | | | 125 MHz 16-bit SDRAM (-8E) | For short traces, EMIF cannot meet SDRAM input hold requirement (see NOTE 1). |
| | One bank of two | 1.2 to 3 inches from EMIF to | 133 MHz 16-bit SDRAM (-75) | 100 MHz |
| 3-Loads Short Traces | 16-Bit SDRAMs | each load, with proper termination resistors: | 143 MHz 16-bit SDRAM (-7E) | 100 MHz |
| Short maces | One bank of buffer | Trace impedance ~ 78 Ω | 167 MHz 16-bit SDRAM (-6A) | 100 MHz |
| | | · | 167 MHz 16-bit SDRAM (-6) | For short traces, EMIF cannot meet SDRAM input hold requirement (see NOTE 1). |
| | | | 143 MHz 32-bit SDRAM (-7) | 83 MHz |
| | One bank of one 32-Bit SDRAM | | 166 MHz 32-bit SDRAM (-6) | 83 MHz |
| 3-Loads | One bank of one | 4 to 7 inches from EMIF; | 183 MHz 32-bit SDRAM (-55) | 83 MHz |
| Long Traces | 32-Bit SBSRAM One bank of buffer | Trace impedance $\sim 63\Omega$ | 200 MHz 32-bit SDRAM (-5) | SDRAM data output hold time cannot meet EMIF input hold requirement (see NOTE 1). |

NOTE 1: Results are based on IBIS simulations for the given example boards (TYPE). Timing analysis should be performed to determine if timing requirements can be met for the particular system.



EMIF big endian mode correctness

The HD8 pin device endian mode (LENDIAN) selects the endian mode of operation (Little or Big Endian). For the C6713B device Little Endian is the default setting.

The HD12 pin (EMIF Big Endian Mode Correctness) [EMIFBE] enhancement allows the flexibility to change the EMIF data placement on the EMIF bus.

When using the default setting of HD12 = 1 for the C6713B, the EMIF will present 8-bit or 16-bit data on the ED[7:0] side of the bus if using Little Endian mode (HD8 = 1) and to the ED[31:24] side of the bus if using Big Endian mode. Figure 23 shows the mapping of 16-bit and 8-bit C6713B devices.

| EMIF DATA LINES (PINS) WHERE DATA PRESENT | | | | | | | | |
|---|---|------------------|--|--|--|--|--|--|
| ED[31:24] (BE3) | ED[23:16] (BE2) | ED[15:8] (BE1) | ED[7:0] (BE0) | | | | | |
| | 32-Bit Device in Any Endianness Mode | | | | | | | |
| 16-Bit Device in Big | g Endianness Mode | 16-Bit Device in | Little Endianness Mode | | | | | |
| 8-Bit Device in Big Endianness Mode | | | 8-Bit Device in Little Endianness Mode | | | | | |

Figure 23. 16/8-Bit EMIF Big Endian Mode Correctness Mapping (HD12 = 1)

When HD12 = 0, enabling EMIF endianness correction, the EMIF will present 8-bit or 16-bit data on the ED[7:0] side of the bus, regardless of the endianess mode (see Figure 24).

| EMIF DATA LINES (PINS) WHERE DATA PRESENT | | | | | | | | |
|---|------------------|---------------------|--|--|--|--|--|--|
| ED[31:24] (BE3) | | | | | | | | |
| | 32-Bit Device in | Any Endianness Mode | | | | | | |
| | | 16-Bit Device in | Any Endianness Mode | | | | | |
| | | | 8-Bit Device in Any Endianness Mode | | | | | |

Figure 24. 16/8-Bit EMIF Big Endian Mode Correctness Mapping (HD12 = 0)

This new endianness correction functionality does not affect systems using the default value of HD12 = 1.

This *new* feature does *not* affect systems operating in Little Endian mode.

TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

bootmode

The device resets using the active-low signal RESET and the internal reset signal. While RESET is low, the internal reset is also asserted and the device is held in reset and is initialized to the prescribed reset state. Refer to reset timing for reset timing characteristics and states of device pins during reset. The release of the internal reset signal (see the Reset Phase 3 discussion in the Reset Timing section of this data sheet) starts the processor running with the prescribed device configuration and boot mode.

The C6713B has three types of boot modes:

Host boot

If host boot is selected, upon release of internal reset, the CPU is internally "stalled" while the remainder of the device is released. During this period, an external host can initialize the CPU's memory space as necessary through the host interface, including internal configuration registers, such as those that control the EMIF or other peripherals. Once the host is finished with all necessary initialization, it must set the DSPINT bit in the HPIC register to complete the boot process. This transition causes the boot configuration logic to bring the CPU out of the "stalled" state. The CPU then begins execution from address 0. The DSPINT condition is not latched by the CPU, because it occurs while the CPU is still internally "stalled". Also, DSPINT brings the CPU out of the "stalled" state only if the host boot process is selected. All memory may be written to and read by the host. This allows for the host to verify what it sends to the DSP if required. After the CPU is out of the "stalled" state, the CPU needs to clear the DSPINT, otherwise, no more DSPINTs can be received.

Emulation boot

Emulation boot mode is a variation of host boot. In this mode, it is not necessary for a host to load code or to set DSPINT to release the CPU from the "stalled" state. Instead, the emulator will set DSPINT if it has not been previously set so that the CPU can begin executing code from address 0. Prior to beginning execution, the emulator sets a breakpoint at address 0. This prevents the execution of invalid code by halting the CPU prior to executing the first instruction. Emulation boot is a good tool in the debug phase of development.

EMIF boot (using default ROM timings)

Upon the release of internal reset, the 1K-Byte ROM code located in the beginning of CE1 is copied to address 0 by the EDMA using the default ROM timings, while the CPU is internally "stalled". The data should be stored in the endian format that the system is using. The boot process also lets you choose the width of the ROM. In this case, the EMIF automatically assembles consecutive 8-bit bytes or 16-bit half-words to form the 32-bit instruction words to be copied. The transfer is automatically done by the EDMA as a single-frame block transfer from the ROM to address 0. After completion of the block transfer, the CPU is released from the "stalled" state and start running from address 0.

reset

A hardware reset (RESET) is required to place the DSP into a known good state out of power-up. The RESET signal can be asserted (pulled low) prior to ramping the core and I/O voltages or after the core and I/O voltages have reached their proper operating conditions. As a best practice, reset should be held low during power-up. Prior to deasserting RESET (low-to-high transition), the core and I/O voltages should be at their proper operating conditions and CLKIN should also be running at the correct frequency.



implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 2: All voltage values are with respect to VSS

recommended operating conditions†

| | | | MIN | NOM | MAX | UNIT |
|-----------------|--|---|-------------------|-------|---|------|
| | | PYP packages only | 1.14 | 1.20 | 1.32 | V |
| C∨DD | Supply voltage, Core referenced to VSS | GDP/ZDP packages for C6713B only | 1.14 [‡] | 1.20‡ | 1.32 | V |
| | | GDP/ZDP packages for C6713B-300 only | 1.33 | 1.4 | 1.47 | V |
| DV_{DD} | Supply voltage, I/O referenced to VSS | | 3.13 | 3.3 | 3.47 | V |
| ., | U: 1 1 1: 1 10 | All signals except CLKS1/SCL1, DR1/SDA1, SCL0, SDA0, and RESET | 2 | | | ٧ |
| V _{IH} | High-level input voltage (See Figure 28) | CLKS1/SCL1, DR1/SDA1, SCL0, SDA0, and RESET | 2 | | | ٧ |
| ., | | All signals except CLKS1/SCL1, DR1/SDA1, SCL0, SDA0, and RESET | | | 0.8 | ٧ |
| V_{IL} | Low-level input voltage (See Figure 29) | CLKS1/SCL1, DR1/SDA1, SCL0, SDA0, and RESET | | | 0.3*DV _{DD} | V |
| ^I ОН | High-level output current§ | All signals except ECLKOUT, CLKOUT2, CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 | UT2, | | mA | |
| | | ECLKOUT and CLKOUT2 | | | 1.32 1.32 1.47 3.47 0.8 | mA |
| | | All signals except ECLKOUT, CLKOUT2, CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 | | | 8 | mA |
| lOL | Low-level output current§ | ECLKOUT and CLKOUT2 | | | 1.32 1.47 3.47 0.8 0.3*DVDD -8 -16 8 16 3 4¶ -0.7¶ 90 | mA |
| | | CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 | | | 3 | mA |
| Vos | Maximum voltage during overshoot (See F | igure 28) | | | 4¶ | V |
| VUS | Maximum voltage during undershoot (See | Figure 29) | | | −0.7¶ | V |
| | | Default | 0 | | 90 | |
| T _C | Operating case temperature | A version (GDPA/ZDPA -200, PYPA-167,-200) | -40 105 | | | |

[†] The core supply should be powered up prior to (and powered down after), the I/O supply. Systems should be designed to ensure that neither supply is powered up for an extended period of time if the other supply is below the proper operating voltage.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

[‡] These values are compatible with existing 1.26-V designs.

[§] Refers to DC (or steady state) currents only, actual switching currents are higher. For more details, see the device-specific IBIS models.

[¶] The absolute maximum ratings should *not* be exceeded for more than 30% of the cycle period.

electrical characteristics over recommended ranges of supply voltage and operating case temperature[†] (unless otherwise noted)

| | PAR | AMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---------------------------|---|---|-----|------|------|------|
| Vон | High-level output voltage | All signals except SCL1, SDA1, SCL0, and SDA0 | IOH =MAX | 2.4 | | | V |
| VOL | Low-level output | All signals except SCL1, SDA1, SCL0, and SDA0 | I _{OL} = MAX | | | 0.4 | V |
| - | voltage | SCL1, SDA1, SCL0, and SDA0 | I _{OL} = MAX | | | 0.4 | V |
| l _i | Input current | All signals except SCL1, SDA1, SCL0, and SDA0 | VI = VSS to DVDD | | | ±170 | uA |
| • | · | SCL1, SDA1, SCL0, and SDA0 |] | | | ±10 | uA |
| loz | Off-state output | All signals except SCL1, SDA1, SCL0, and SDA0 | V _O = DV _{DD} or 0 V ±1 | | ±170 | uA | |
| - | current | SCL1, SDA1, SCL0, and SDA0 |] | | | ±10 | uA |
| | | | GDP/ZDP, CV _{DD} = 1.4 V, CPU clock = 300 MHz | | 945 | | mA |
| | | | GDP/ZDP/PYP, CV _{DD} = 1.26 V, CPU clock = 225 MHz | | 625 | | mA |
| I _{DD2V} | Core supply current‡ | | GDPA/ZDPA, CV _{DD} =1.26V CPU clock = 200 MHz | | 560 | | mA |
| | | | GDPA/ZDPA/PYP/ PYPA CV _{DD} =1.2 V CPU clock = 200 MHz | | 565 | | mA |
| | | | PYPA, CV _{DD} =1.2 V CPU clock = 167 MHz | | 480 | | mA |
| IDD3V | I/O supply current‡ | | DV _{DD} = 3.3 V, EMIF speed = 100 MHz | | 75 | | mA |
| Ci | Input capacitance | | | | | 7 | pF |
| Со | Output capacitance | | | | | 7 | pF |

[†] For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.

High-DSP-Activity Model:

CPU: 8 instructions/cycle with 2 LDDW instructions [L1 Data Memory: 128 bits/cycle via LDDW instructions;

L1 Program Memory: 256 bits/cycle; L2/EMIF EDMA: 50% writes, 50% reads to/from SDRAM (50% bit-switching)]

McBSP: 2 channels at E1 rate Timers: 2 timers at maximum rate

Low-DSP-Activity Model:

CPU: 2 instructions/cycle with 1 LDH instruction [L1 Data Memory: 16 bits/cycle; L1 Program Memory: 256 bits per 4 cycles; L2/EMIF EDMA: None]


McBSP: 2 channels at E1 rate Timers: 2 timers at maximum rate

The actual current draw is highly application-dependent. For more details on core and I/O activity, refer to the TMS320C6711D, C6712D, C6713B Power Consumption Summary application report (literature number SPRA889A2 or later).



[‡]Measured with average activity (50% high/50% low power) at 25°C case temperature and 100-MHz EMIF. This model represents a device performing high-DSP-activity operations 50% of the time, and the remainder performing low-DSP-activity operations. The high/low-DSP-activity models are defined as follows:

PARAMETER MEASUREMENT INFORMATION



NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data sheet timings.

Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

Figure 25. Test Load Circuit for AC Timing Measurements

signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 26. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, V_{OL} MAX and V_{OH} MIN for output clocks.




Figure 27. Rise and Fall Transition Time Voltage Reference Levels

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

AC transient rise/fall time specifications

Figure 28 and Figure 29 show the AC transient specifications for Rise and Fall Time. For device-specific information on these values, refer to the Recommended Operating Conditions section of this Data Sheet.




Figure 28. AC Transient Specification Rise Time

 $[\]dagger t_C$ = the peripheral cycle time.




Figure 29. AC Transient Specification Fall Time



 $[\]dagger t_C$ = the peripheral cycle time.

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

timing parameters and board routing analysis

The timing parameter values specified in this data sheet do *not* include delays by board routings. As a good board design practice, such delays must *always* be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accurate timing analysis for a given system, see the *Using IBIS Models for Timing Analysis* application report (literature number SPRA839). If needed, external logic hardware such as buffers may be used to compensate any timing differences.


For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see Table 46 and Figure 30).

Figure 30 represents a general transfer between the DSP and an external device. The figure also represents board route delays and how they are perceived by the DSP and the external device.

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

Table 46. Board-Level Timings Example (see Figure 30)

| NO. | DESCRIPTION |
|-----|--|
| 1 | Clock route delay |
| 2 | Minimum DSP hold time |
| 3 | Minimum DSP setup time |
| 4 | External device hold time requirement |
| 5 | External device setup time requirement |
| 6 | Control signal route delay |
| 7 | External device hold time |
| 8 | External device access time |
| 9 | DSP hold time requirement |
| 10 | DSP setup time requirement |
| 11 | Data route delay |



[†] Control signals include data for Writes.

Figure 30. Board-Level Input/Output Timings

[‡] Data signals are generated during Reads from an external device.

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN for PYP-200 and GDP/ZDP-225^{†‡§} (see Figure 31)

| | | | | PYP- | -200 | | | GDP/ZI | DP-225 | | |
|-----|------------------------|----------------------------|------------------|------|------------------|-----|--------|--------|------------------|-----|------|
| NO. | | | PLL MO (PLLEN | _ | BYPASS (PLLEN | | PLL MO | | BYPASS (PLLEN | - | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| 1 | tc(CLKIN) | Cycle time, CLKIN | 5 | 83.3 | 6.7 | | 4.4 | 83.3 | 6.7 | | ns |
| 2 | tw(CLKINH) | Pulse duration, CLKIN high | 0.4C | | 0.4C | | 0.4C | | 0.4C | | ns |
| 3 | tw(CLKINL) | Pulse duration, CLKIN low | 0.4C | | 0.4C | | 0.4C | | 0.4C | | ns |
| 4 | t _t (CLKIN) | Transition time, CLKIN | | 5 | | 5 | | 5 | | 5 | ns |

 $[\]dagger$ The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

timing requirements for CLKIN for PYP-225 and GDP/ZDP-300 †‡§ (see Figure 31)

| | | | | PYP- | -225 | | | GDP/ZI | OP-300 | | |
|-----|------------------------|----------------------------|--------|------|------------------|-----|--------|--------|------------------|-----|------|
| NO. | | | PLL MO | _ | BYPASS (PLLEN | | PLL MO | | BYPASS (PLLEN | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| 1 | tc(CLKIN) | Cycle time, CLKIN | 4.4 | 83.3 | 6.7 | | 4 | 83.3 | 6.7 | | ns |
| 2 | tw(CLKINH) | Pulse duration, CLKIN high | 0.4C | | 0.4C | | 0.4C | | 0.4C | | ns |
| 3 | tw(CLKINL) | Pulse duration, CLKIN low | 0.4C | | 0.4C | · | 0.4C | | 0.4C | | ns |
| 4 | t _t (CLKIN) | Transition time, CLKIN | | 5 | | 5 | | 5 | | 5 | ns |

[†] The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN.

timing requirements for CLKIN for PYPA-167, GDPA/ZDPA-200 and PYPA-200^{†‡§} (see Figure 31)

| | | | | PYPA | –167 | | GDPA/Z | DPA-200 | AND PYPA | A-200 | |
|-----|------------------------|----------------------------|-------------------------|------|----------------------------|-----|-------------------------|---------|----------------------------|-------|------|
| NO. | | | PLL MODE (PLLEN = 1) | | BYPASS MODE (PLLEN = 0) | | PLL MODE (PLLEN = 1) | | BYPASS MODE (PLLEN = 0) | | UNIT |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| 1 | tc(CLKIN) | Cycle time, CLKIN | 6 | 83.3 | 6.7 | | 5 | 83.3 | 6.7 | | ns |
| 2 | tw(CLKINH) | Pulse duration, CLKIN high | 0.4C | | 0.4C | | 0.4C | | 0.4C | | ns |
| 3 | tw(CLKINL) | Pulse duration, CLKIN low | 0.4C | | 0.4C | · | 0.4C | | 0.4C | | ns |
| 4 | t _t (CLKIN) | Transition time, CLKIN | · | 5 | | 5 | | 5 | | 5 | ns |

 $[\]dagger$ The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

[§] See the PLL and PLL controller section of this data sheet.




Figure 31. CLKIN Timings



[‡] C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns.

[§] See the PLL and PLL controller section of this data sheet.

 $^{^{\}ddagger}$ C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns.

[§] See the PLL and PLL controller section of this data sheet.

[‡]C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns.

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for CLKOUT2^{†‡} (see Figure 32)

| NO. | PARAMETER | | PYP -20 GDP/ZDP - PYPA -1 GDPA/ZD | UNIT | |
|-----|-----------------------|------------------------------|--|--------------|----|
| | | | MIN | MAX | |
| 1 | tc(CKO2) | Cycle time, CLKOUT2 | C2 - 0.8 | C2 + 0.8 | ns |
| 2 | tw(CKO2H) | Pulse duration, CLKOUT2 high | (C2/2) - 0.8 | (C2/2) + 0.8 | ns |
| 3 | tw(CKO2L) | Pulse duration, CLKOUT2 low | (C2/2) - 0.8 | (C2/2) + 0.8 | ns |
| 4 | t _t (CKO2) | Transition time, CLKOUT2 | | 2 | ns |

[†] The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN.

[‡]C2 = CLKOUT2 period in ns. CLKOUT2 period is determined by the PLL controller output SYSCLK2 period, which *must* be set to CPU period divide-by-2.





Figure 32. CLKOUT2 Timings

switching characteristics over recommended operating conditions for CLKOUT3†§ (see Figure 33)

| NO. | PARAMETER | | PYP -20 GDP/ZDP - PYPA -1 GDPA/ZD | UNIT | |
|-----|-----------------------|---|--|--------------|----|
| | | | MIN | MAX | |
| 1 | t _C (CKO3) | Cycle time, CLKOUT3 | C3 - 0.9 | C3 + 0.9 | ns |
| 2 | tw(CKO3H) | Pulse duration, CLKOUT3 high | (C3/2) - 0.9 | (C3/2) + 0.9 | ns |
| 3 | tw(CKO3L) | Pulse duration, CLKOUT3 low | (C3/2) - 0.9 | (C3/2) + 0.9 | ns |
| 4 | tt(CKO3) | Transition time, CLKOUT3 | | 3 | ns |
| 5 | ta(CLKINH-CKO3V) | Delay time, CLKIN high to CLKOUT3 valid | 1.5 | 7.5 | ns |

[†] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

[§] C3 = CLKOUT3 period in ns. CLKOUT3 period is a divide-down of the CPU clock, configurable via the OSCDIV1 register. For more details, see PLL and PLL controller.



NOTE A: For this example, the CLKOUT3 frequency is CLKIN divide-by-2.

Figure 33. CLKOUT3 Timings



INPUT AND OUTPUT CLOCKS (CONTINUED)

timing requirements for ECLKIN[†] (see Figure 34)

| NO. | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | UNIT |
|-----|----------------------|-----------------------------|---|---|------|
| 1 | t _C (EKI) | Cycle time, ECLKIN | 10 | | ns |
| 2 | tw(EKIH) | Pulse duration, ECLKIN high | 4.5 | | ns |
| 3 | tw(EKIL) | Pulse duration, ECLKIN low | 4.5 | | ns |
| 4 | t _t (EKI) | Transition time, ECLKIN | | 3 | ns |

 $[\]dagger$ The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.




Figure 34. ECLKIN Timings

switching characteristics over recommended operating conditions for ECLKOUT[‡]§# (see Figure 35)

| NO. | PARAMETER | | | PYP-200, -225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | |
|-----|----------------------|---|----------|--|----|
| | | | MIN | MAX | |
| 1 | t _c (EKO) | Cycle time, ECLKOUT | E - 0.9 | E + 0.9 | ns |
| 2 | tw(EKOH) | Pulse duration, ECLKOUT high | EH - 0.9 | EH + 0.9 | ns |
| 3 | tw(EKOL) | Pulse duration, ECLKOUT low | EL - 0.9 | EL + 0.9 | ns |
| 4 | t _t (EKO) | Transition time, ECLKOUT | | 2 | ns |
| 5 | td(EKIH-EKOH) | Delay time, ECLKIN high to ECLKOUT high | 1 | 6.5 | ns |
| 6 | td(EKIL-EKOL) | Delay time, ECLKIN low to ECLKOUT low | 1 | 6.5 | ns |

[‡] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

 $[\]P$ EH is the high period of ECLKIN in ns and EL is the low period of ECLKIN in ns.




Figure 35. ECLKOUT Timings



[§] E = ECLKIN period in ns

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles^{†‡§} (see Figure 36–Figure 37)

| NO. | | | PYP-200 GDP/ZDP -2 PYPA -16 GDPA/ZDP | UNIT | |
|-----|----------------------------|--|---|------|----|
| | | | MIN | MAX | |
| 3 | t _{su} (EDV-AREH) | Setup time, EDx valid before ARE high | 6.5 | | ns |
| 4 | th(AREH-EDV) | Hold time, EDx valid after ARE high | 1 | | ns |
| 6 | t _{su(ARDY-EKOH)} | Setup time, ARDY valid before ECLKOUT high | 3 | | ns |
| 7 | th(EKOH-ARDY) | Hold time, ARDY valid after ECLKOUT high | 2.3 | | ns |

[†] To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met.

switching characteristics over recommended operating conditions for asynchronous memory cycles^द (see Figure 36–Figure 37)

| NO. | PARAMETER | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | |
|-----|-----------------|--|-------------------|---|----|--|
| | | MIN | MAX | | | |
| 1 | tosu(SELV-AREL) | Output setup time, select signals valid to ARE low | RS*E – 1.7 | | ns | |
| 2 | toh(AREH-SELIV) | Output hold time, ARE high to select signals invalid | RH*E – 1.7 | | ns | |
| 5 | td(EKOH-AREV) | Delay time, ECLKOUT high to ARE valid | 1.5 | 7 | ns | |
| 8 | tosu(SELV-AWEL) | Output setup time, select signals valid to AWE low | WS*E - 1.7 | | ns | |
| 9 | toh(AWEH-SELIV) | Output hold time, AWE high to select signals and EDx invalid | WH*E - 1.7 | | ns | |
| 10 | td(EKOH-AWEV) | Delay time, ECLKOUT high to AWE valid | 1.5 | 7 | ns | |
| 11 | tosu(EDV-AWEL) | Output setup time, ED valid to AWE low | (WS-1)*E - 1.7 | | ns | |

[‡]RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.




[‡]RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

[§] E = ECLKOUT period in ns

[§] E = ECLKOUT period in ns

[¶] Select signals include: CEx, BE[3:0], EA[21:2], and AOE.



 $[\]label{eq:average_equation} \begin{tabular}{ll} \uparrow $\overline{AOE/SDRAS/SSOE}$, $\overline{ARE/SDCAS/SSADS}$, and $\overline{AWE/SDWE/SSWE}$ operate as \overline{AOE} (identified under select signals), \overline{ARE}, and \overline{AWE}, respectively, during asynchronous memory accesses. \end{tabular}$

Figure 36. Asynchronous Memory Read Timing

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

ASYNCHRONOUS MEMORY TIMING (CONTINUED) Setup = 2 Strobe = 3 Hold = 2**Not Ready** ECLKOUT / CEx BE[3:0] BE 8 EA[21:2] Address **←** 11 | ED[31:0] **Write Data** AOE/SDRAS/SSOE† ARE/SDCAS/SSADS† **◆** 10 **◆**10 AWE/SDWE/SSWE† ARDY

Figure 37. Asynchronous Memory Write Timing



[†] AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles[†] (see Figure 38)

| NO. | | | PYP-200,-2 GDP/ZDP -225 PYPA -167, - GDPA/ZDPA | UNIT | |
|-----|---------------|--|---|------|----|
| | | | MIN | MAX | |
| 6 | tsu(EDV-EKOH) | Setup time, read EDx valid before ECLKOUT high | 1.5 | | ns |
| 7 | th(EKOH-EDV) | Hold time, read EDx valid after ECLKOUT high | 2.5 | · | ns |

[†] The C6713B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.


switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles^{†‡} (see Figure 38 and Figure 39)

| NO. | | PARAMETER | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | |
|-----|---------------|---|-----|--|----|--|
| | | | MIN | MAX | | |
| 1 | td(EKOH-CEV) | Delay time, ECLKOUT high to CEx valid | 1.2 | 7 | ns | |
| 2 | td(EKOH-BEV) | Delay time, ECLKOUT high to BEx valid | | 7 | ns | |
| 3 | td(EKOH-BEIV) | Delay time, ECLKOUT high to BEx invalid | 1.2 | | ns | |
| 4 | td(EKOH-EAV) | Delay time, ECLKOUT high to EAx valid | | 7 | ns | |
| 5 | td(EKOH-EAIV) | Delay time, ECLKOUT high to EAx invalid | 1.2 | | ns | |
| 8 | td(EKOH-ADSV) | Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid | 1.2 | 7 | ns | |
| 9 | td(EKOH-OEV) | Delay time, ECLKOUT high to, AOE/SDRAS/SSOE valid | 1.2 | 7 | ns | |
| 10 | td(EKOH-EDV) | Delay time, ECLKOUT high to EDx valid | | 7 | ns | |
| 11 | td(EKOH-EDIV) | Delay time, ECLKOUT high to EDx invalid | 1.2 | | ns | |
| 12 | td(EKOH-WEV) | Delay time, ECLKOUT high to AWE/SDWE/SSWE valid | 1.2 | 7 | ns | |

[†] The C6713B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow. ‡ ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.




SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)



[†] ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 38. SBSRAM Read Timing



[†] ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 39. SBSRAM Write Timing



SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles[†] (see Figure 40)


| NO. | | | PYP-200,-225 GDP/ZDP -225, -30 PYPA -167, -200 GDPA/ZDPA -200 MIN MAX | UNIT |
|-----|---------------------------|--|---|------|
| 6 | t _{su(EDV-EKOH)} | Setup time, read EDx valid before ECLKOUT high | 1.5 | ns |
| 7 | th(EKOH-EDV) | Hold time, read EDx valid after ECLKOUT high | 2.5 | ns |

[†] The C6713B SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.

switching characteristics over recommended operating conditions for synchronous DRAM cycles^{†‡} (see Figure 40–Figure 46)

| NO. | PARAMETER | | PYP-200,-2 GDP/ZDP -229 PYPA -167, GDPA/ZDPA | UNIT | |
|-----|---------------------------|---|---|------|----|
| | | | | | |
| 1 | td(EKOH-CEV) | Delay time, ECLKOUT high to CEx valid | 1.5 | 7 | ns |
| 2 | td(EKOH-BEV) | Delay time, ECLKOUT high to BEx valid | | 7 | ns |
| 3 | td(EKOH-BEIV) | Delay time, ECLKOUT high to BEx invalid | 1.5 | | ns |
| 4 | td(EKOH-EAV) | Delay time, ECLKOUT high to EAx valid | | 7 | ns |
| 5 | td(EKOH-EAIV) | Delay time, ECLKOUT high to EAx invalid | 1.5 | | ns |
| 8 | td(EKOH-CASV) | Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid | 1.5 | 7 | ns |
| 9 | t _d (EKOH-EDV) | Delay time, ECLKOUT high to EDx valid | | 7 | ns |
| 10 | td(EKOH-EDIV) | Delay time, ECLKOUT high to EDx invalid | 1.5 | | ns |
| 11 | td(EKOH-WEV) | Delay time, ECLKOUT high to AWE/SDWE/SSWE valid | 1.5 | 7 | ns |
| 12 | td(EKOH-RAS) | Delay time, ECLKOUT high to, AOE/SDRAS/SSOE valid | 1.5 | 7 | ns |


[†] The C6713B SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow. ‡ ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.



[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.


Figure 40. SDRAM Read Command (CAS Latency 3)






[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 41. SDRAM Write Command



[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.


Figure 42. SDRAM ACTV Command



[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.


Figure 43. SDRAM DCAB Command





[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 44. SDRAM DEAC Command




[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 45. SDRAM REFR Command



SPRS294B - OCTOBER 2005 - REVISED JUNE 2006



[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 46. SDRAM MRS Command



HOLD/HOLDA TIMING

timing requirements for the HOLD/HOLDA cycles[†] (see Figure 47)

| NO. | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 MIN MAX | UNIT |
|-----|--|--|------|
| 3 | th(HOLDAL-HOLDL) Hold time, HOLD low after HOLDA low | E | ns |


[†]E = ECLKOUT period in ns

switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles†‡ (see Figure 47)

| NO. | PARAMETER | | PYP-200,-: GDP/ZDP -22: PYPA -167, GDPA/ZDPA | UNIT | |
|-----|------------------------------|--|---|------|----|
| | | | | MAX | |
| 1 | td(HOLDL-EMHZ) | Delay time, HOLD low to EMIF Bus high impedance | 2E | § | ns |
| 2 | t _d (EMHZ-HOLDAL) | Delay time, EMIF Bus high impedance to HOLDA low | 0 | 2E | ns |
| 4 | td(HOLDH-EMLZ) | Delay time, HOLD high to EMIF Bus low impedance | 2E | 7E | ns |
| 5 | td(EMLZ-HOLDAH) | Delay time, EMIF Bus low impedance to HOLDA high | 0 | 2E | ns |

[†]E = ECLKOUT period in ns

[§] All pending EMIF transactions are allowed to complete before HOLDA is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



†EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE.

Figure 47. HOLD/HOLDA Timing

[‡] EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE.

BUSREQ TIMING

switching characteristics over recommended operating conditions for the BUSREQ cycles (see Figure 48)

| NO. | | GDP/ZDP -225 PYPA -167, -20 | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | |
|-----|---|-----------------------------------|--|----|--|
| | | MIN | MAX | | |
| 1 | td(EKOH-BUSRV) Delay time, ECLKOUT high to BUSREQ valid | 1.5 | 7.2 | ns | |




Figure 48. BUSREQ Timing

RESET TIMING

timing requirements for reset^{†‡} (see Figure 49)

| NO. | GDPA/ZDPA –200 | | 25, -300 ′, -200 | UNIT | |
|-----|---------------------|---|---------------------|------|----|
| 1 | tw(RST) | Pulse duration, RESET | 100 | | ns |
| 13 | t _{su(HD)} | Setup time, HD boot configuration bits valid before RESET high§ | 2P | | ns |
| 14 | th(HD) | Hold time, HD boot configuration bits valid after RESET high§ | 2P | | ns |

[†]P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions during reset¶ (see Figure 49)

| NO. | PARAMETER | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA-167, -200 GDPA/ZDPA -200 | | UNIT |
|-----|--|---|--------------|--|-----------------------|------|
| | | | | MIN | MAX | |
| 2 | ^t d(RSTH-ZV) | Delay time, external $\overline{\rm RESET}$ high to internal reset high and all signal groups valid $^{\# } $ | CLKMODE0 = 1 | | 512 x CLKIN period | ns |
| 3 | t _d (RSTL-ECKOL) Delay time, RESET low to ECLKOUT high impedance | | 0 | | ns | |
| 4 | t _d (RSTH-ECKOV) Delay time, RESET high to ECLKOUT valid | | | 6P | ns | |
| 5 | t _d (RSTL-CKO2IV) Delay time, RESET low to CLKOUT2 high impedance | | 0 | | ns | |
| 6 | td(RSTH-CKO2V) | Delay time, RESET high to CLKOUT2 valid | | | 6P | ns |
| 7 | td(RSTL-CKO3L) | Delay time, RESET low to CLKOUT3 low | | 0 | | ns |
| 8 | td(RSTH-CKO3V) | Delay time, RESET high to CLKOUT3 valid | | | 6P | ns |
| 9 | ^t d(RSTL-EMIFZHZ) | Delay time, RESET low to EMIF Z group high impedance | | 0 | | ns |
| 10 | td(RSTL-EMIFLIV) | Delay time, RESET low to EMIF low group (BUSREQ) invalid | | 0 | | ns |
| 11 | td(RSTL-Z1HZ) | t _d (RSTL-Z1HZ) Delay time, RESET low to Z group 1 high impedance | | 0 | | ns |
| 12 | td(RSTL-Z2HZ) | Delay time, RESET low to Z group 2 high impedance | | 0 | | ns |

 $[\]P$ P = 1/CPU clock frequency in ns.

Note that while internal reset is asserted low, the CPU clock (SYSCLK1) period is equal to the input clock (CLKIN) period multiplied by 8. For example, if the CLKIN period is 20 ns, then the CPU clock (SYSCLK1) period is 20 ns x 8 = 160 ns. Therefore, P = SYSCLK1 = 160 ns while internal reset is asserted.

| EMIF Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE and

HOLDA

EMIF low group consists of: BUSREQ

Z group 1 consists of: CLKR0/ACLKR0, CLKR1/AXR0[6], CLKX0/ACLKX0, CLKX1/AMUTE0, FSR0/AFSR0, FSR1/AXR0[7],

FSX0/AFSX0, FSX1, DX0/AXR0[1], DX1/AXR0[5], TOUT0/AXR0[2], TOUT1/AXR0[4], SDA0 and SCL0.


Z group 2 consists of: All other HPI, McASP0/1, GPIO, and I2C1 signals.



[‡] For the C6713B device, the PLL is bypassed immediately after the device comes out of reset. The PLL Controller can be programmed to change the PLL mode in software. For more detailed information on the PLL Controller, see the *TMS320C6000 DSP Phase-Lock Loop (PLL) Controller Peripheral Reference Guide* (literature number SPRU233).

[§] The Boot and device configurations bits are latched asynchronously when RESET is transitioning high. The Boot and device configurations bits consist of: HD[14, 8, 4:3].

[#] The internal reset is stretched exactly 512 x CLKIN cycles if CLKIN is used (CLKMODE0 = 1). If the input clock (CLKIN) is not stable when RESET is deasserted, the actual delay time may vary.



†EMIF Z group consists of:

CLKR0/ACLKR0, CLKR1/AXR0[6], CLKX0/ACLKX0, CLKX1/AMUTE0, FSR0/AFSR0, FSR1/AXR0[7], Z group 1 consists of: FSX0/AFSX0, FSX1, DX0/AXR0[1], DX1/AXR0[5], TOUT0/AXR0[2], TOUT1/AXR0[4], SDA0 and SCL0.

Z group 2 consists of: All other HPI, McASP0/1, GPIO, and I2C1 signals.

Figure 49. Reset Timing

Reset Phase 1: The RESET pin is asserted. During this time, all internal clocks are running at the CLKIN frequency divide-by-8. The CPU is also running at the CLKIN frequency divide-by-8.

Reset Phase 2: The RESET pin is deasserted but the internal reset is stretched. During this time, all internal clocks are running at the CLKIN frequency divide-by-8. The CPU is also running at the CLKIN frequency divide-by-8.

Reset Phase 3: Both the RESET pin and internal reset are deasserted. During this time, all internal clocks are running at their default divide-down frequency of CLKIN. The CPU clock (SYSCLK1) is running at CLKIN frequency. The peripheral clock (SYSCLK2) is running at CLKIN frequency divide-by-2. The EMIF internal clock source (SYSCLK3) is running at CLKIN frequency divide-by-2. SYSCLK3 is reflected on the ECLKOUT pin (when EKSRC bit = 0 [default]). CLKOUT3 is running at CLKIN frequency divide-by-8.



[‡]Boot and device configurations consist of: HD[14, 8, 4:3].

EXTERNAL INTERRUPT TIMING

timing requirements for external interrupts[†] (see Figure 50)

| NO. | | | PYP-200,-2 GDP/ZDP -225 PYPA -167, GDPA/ZDPA | UNIT | |
|-----|-----------------------|---|---|------|----|
| | | | MIN | MAX | |
| _ | t _w (ILOW) | Width of the NMI interrupt pulse low | 2P | | ns |
| 1 | | Width of the EXT_INT interrupt pulse low | 4P | | ns |
| | tw(IHIGH) | Width of the NMI interrupt pulse high | 2P | · | ns |
| 2 | | Width of the EXT_INT interrupt pulse high | 4P | | ns |

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.




Figure 50. External/NMI Interrupt Timing

MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING

timing requirements for McASP (see Figure 51 and Figure 52)

| NO. | | | | PYP-200,-2 GDP/ZDP -225 PYPA -167, GDPA/ZDPA | 5, -300 -200 | UNIT |
|-----|------------------------------|---|-------------|---|-----------------|------|
| | | | | MIN | MAX | |
| 1 | t _C (AHCKRX) | Cycle time, AHCLKR/X | | 20 | | ns |
| 2 | tw(AHCKRX) | Pulse duration, AHCLKR/X high or low | | 7.5 | | ns |
| 3 | t _C (ACKRX) | Cycle time, ACLKR/X | ACLKR/X ext | greater of 2P or 33 ns† | | ns |
| 4 | tw(ACKRX) | Pulse duration, ACLKR/X high or low | ACLKR/X ext | 14 | | ns |
| _ | | Setup time, AFSR/X input valid before ACLKR/X latches AFRXC-ACKRX) data | ACLKR/X int | 6 | | ns |
| 5 | ¹ su(AFRXC-ACKRX) | | ACLKR/X ext | 3 | | ns |
| | | Hold time, AFSR/X input valid after ACLKR/X latches | ACLKR/X int | 0 | | ns |
| 6 | th(ACKRX-AFRX) | data | ACLKR/X ext | 3 | | ns |
| | | Setup time, AXR input valid before ACLKR/X latches | ACLKR/X int | 8 | | ns |
| 7 | tsu(AXR-ACKRX) | data | ACLKR/X ext | 3 | | ns |
| | | Hald time. AVD investigation ACLIVD W latebase data | ACLKR/X int | 1 | | ns |
| 8 | th(ACKRX-AXR) | (RX-AXR) Hold time, AXR input valid after ACLKR/X latches data | | 3 | | ns |

[†]P = SYSCLK2 period.

switching characteristics over recommended operating conditions for McASP[‡] (see Figure 51 and Figure 52)

| NO. | PARAMETER | | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | |
|-----|-------------------------------|---|-------------|----------------------------|---|----|
| | | | | MIN | MAX | |
| 9 | t _c (AHCKRX) | Cycle time, AHCLKR/X | | 20 | | ns |
| 10 | tw(AHCKRX) | tw(AHCKRX) Pulse duration, AHCLKR/X high or low | | (AH/2) - 2.5 | | ns |
| 11 | tc(ACKRX) | Cycle time, ACLKR/X | ACLKR/X int | greater of 2P or 33 ns† | | ns |
| 12 | tw(ACKRX) | Pulse duration, ACLKR/X high or low | ACLKR/X int | (A/2) - 2.5 | | ns |
| 40 | | Delay time, ACLKR/X transmit edge to AFSX/R output valid | ACLKR/X int | -1 | 5 | ns |
| 13 | td(ACKRX-AFRX) | | ACLKR/X ext | 0 | 10 | ns |
| 4.4 | | Delegations ACLIVV transport advants AVD autout valid | ACLKR/X int | -1 | 5 | ns |
| 14 | td(ACKX-AXRV) | Delay time, ACLKX transmit edge to AXR output valid | ACLKR/X ext | 0 | 10 | ns |
| 45 | | Disable time, AXR high impedance following last data bit CKRX–AXRHZ) from ACLKR/X transmit edge | ACLKR/X int | -1 | 10 | ns |
| 15 | ^t dis(ACKRX-AXRHZ) | | ACLKR/X ext | -1 | 10 | ns |


[†] P = SYSCLK2 period.



[‡]AH = AHCLKR/X period in ns.

A = ACLKR/X period in ns.

MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING (CONTINUED)




[†] For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

Figure 51. McASP Input Timings

For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING (CONTINUED)



[†] For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

Figure 52. McASP Output Timings

For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

INTER-INTEGRATED CIRCUITS (I2C) TIMING

timing requirements for I2C timings† (see Figure 53)

| NO. | | | | GDP/Z PYP/ | P-200,-225 DP -225, -300 A -167, -200 VZDPA -200 | | UNIT |
|------|----------------------------|---|-------------|---------------|---|------|------|
| 140. | | | STANI MO | | FAST MODE | | OWN |
| | | | MIN | MAX | MIN | MAX | |
| 1 | t _C (SCL) | Cycle time, SCL | 10 | | 2.5 | | μs |
| 2 | t _{su(SCLH-SDAL)} | Setup time, SCL high before SDA low (for a repeated START condition) | 4.7 | | 0.6 | | μs |
| 3 | ^t h(SCLL-SDAL) | Hold time, SCL low after SDA low (for a START and a repeated START condition) | 4 | | 0.6 | | μs |
| 4 | tw(SCLL) | Pulse duration, SCL low | 4.7 | | 1.3 | | μs |
| 5 | tw(SCLH) | Pulse duration, SCL high | 4 | | 0.6 | | μs |
| 6 | tsu(SDAV-SDLH) | Setup time, SDA valid before SCL high | 250 | | 100‡ | | ns |
| 7 | th(SDA-SDLL) | Hold time, SDA valid after SCL low (For I ² C bus™ devices) | 0§ | | 0§ | 0.9¶ | μs |
| 8 | tw(SDAH) | Pulse duration, SDA high between STOP and START conditions | 4.7 | | 1.3 | | μs |
| 9 | tr(SDA) | Rise time, SDA | | 1000 | 20 + 0.1C _b # | 300 | ns |
| 10 | tr(SCL) | Rise time, SCL | | 1000 | 20 + 0.1C _b # | 300 | ns |
| 11 | ^t f(SDA) | Fall time, SDA | | 300 | 20 + 0.1C _b # | 300 | ns |
| 12 | t _f (SCL) | Fall time, SCL | | 300 | 20 + 0.1C _b # | 300 | ns |
| 13 | ^t su(SCLH-SDAH) | Setup time, SCL high before SDA high (for STOP condition) | 4 | | 0.6 | | μs |
| 14 | tw(SP) | Pulse duration, spike (must be suppressed) | | | 0 | 50 | ns |
| 15 | C _b # | Capacitive load for each bus line | | 400 | | 400 | pF |

[†] The I²C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.

[#]C_b = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.




Figure 53. I²C Receive Timings



[‡] A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SU(SDA-SCLH)} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{Γ} max + $t_{SU(SDA-SCLH)} = 1000 + 250 = 1250$ ns (according to the Standard-mode I²C-Bus Specification) before the SCL line is released.

[§] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.

 $[\]P \text{ The maximum } t_{h(SDA-SCLL)} \text{ has only to be met if the device does not stretch the low period } [t_{W(SCLL)}] \text{ of the SCL signal.}$

INTER-INTEGRATED CIRCUITS (12C) TIMING (CONTINUED)

switching characteristics for I2C timings[†] (see Figure 54)

| NO. | PARAMETER | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | | | |
|-----|----------------------------|---|------------|---|--------------------------|-----|----|--|
| | | | STAN MO | DARD DE | FAST MODE | | | |
| | | | MIN | MAX | MIN | MAX | | |
| 16 | t _c (SCL) | Cycle time, SCL | 10 | | 2.5 | | μs | |
| 17 | ^t d(SCLH-SDAL) | Delay time, SCL high to SDA low (for a repeated START condition) | 4.7 | | 0.6 | | μs | |
| 18 | td(SDAL-SCLL) | Delay time, SDA low to SCL low (for a START and a repeated START condition) | 4 | | 0.6 | | μs | |
| 19 | tw(SCLL) | Pulse duration, SCL low | 4.7 | | 1.3 | | μs | |
| 20 | tw(SCLH) | Pulse duration, SCL high | 4 | | 0.6 | | μs | |
| 21 | ^t d(SDAV-SDLH) | Delay time, SDA valid to SCL high | 250 | | 100 | | ns | |
| 22 | t _V (SDLL-SDAV) | Valid time, SDA valid after SCL low (For I ² C bus™ devices) | 0 | | 0 | 0.9 | μs | |
| 23 | tw(SDAH) | Pulse duration, SDA high between STOP and START conditions | 4.7 | | 1.3 | | μs | |
| 24 | ^t r(SDA) | Rise time, SDA | | 1000 | 20 + 0.1C _b † | 300 | ns | |
| 25 | tr(SCL) | Rise time, SCL | | 1000 | 20 + 0.1C _b † | 300 | ns | |
| 26 | t _f (SDA) | Fall time, SDA | · | 300 | 20 + 0.1C _b † | 300 | ns | |
| 27 | t _f (SCL) | Fall time, SCL | · | 300 | 20 + 0.1C _b † | 300 | ns | |
| 28 | ^t d(SCLH-SDAH) | Delay time, SCL high to SDA high (for STOP condition) | 4 | | 0.6 | | μs | |
| 29 | Сp | Capacitance for each I2C pin | | 10 | | 10 | pF | |

 $[\]dagger C_b = \text{total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.}$




Figure 54. I²C Transmit Timings

HOST-PORT INTERFACE TIMING

timing requirements for host-port interface cycles^{†‡} (see Figure 55, Figure 56, Figure 57, and Figure 58)

| NO. | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | UNIT |
|-----|----------------------------|---|---|-----|------|
| | | | MIN | MAX | |
| 1 | tsu(SELV-HSTBL) | Setup time, select signals valid before HSTROBE low | 5 | | ns |
| 2 | th(HSTBL-SELV) | Hold time, select signals§ valid after HSTROBE low | 4 | | ns |
| | t _{w(HSTBL)} | Pulse duration, HSTROBE low (host read access) | 4P | | |
| 3 | | Pulse duration, HSTROBE low (host write access) | 4P | | ns |
| 4 | tw(HSTBH) | Pulse duration, HSTROBE high between consecutive accesses | 4P | | ns |
| 10 | tsu(SELV-HASL) | Setup time, select signals§ valid before HAS low | 5 | | ns |
| 11 | th(HASL-SELV) | Hold time, select signals§ valid after HAS low | 3 | | ns |
| 12 | t _{su(HDV-HSTBH)} | Setup time, host data valid before HSTROBE high | 5 | | ns |
| 13 | th(HSTBH-HDV) | Hold time, host data valid after HSTROBE high | 3 | | ns |
| 14 | that IDDV4 LICTDL) | Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated | 2 | | ns |
| 14 | th(HRDYL-HSTBL) | until HRDY is active (low); otherwise, HPI writes will not complete properly. | 2 | | 113 |
| 18 | tsu(HASL-HSTBL) | Setup time, HAS low before HSTROBE low | 2 | | ns |
| 19 | th(HSTBL-HASL) | Hold time, HAS low after HSTROBE low | 2 | | ns |

[†] HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

switching characteristics over recommended operating conditions during host-port interface cycles^{†‡} (see Figure 55, Figure 56, Figure 57, and Figure 58)

| NO. | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | |
|-----|--|--------|---|----|--|
| | | MIN | MAX | | |
| 5 | t _{d(HCS-HRDY)} Delay time, HCS to HRDY¶ | 1 | 12 | ns | |
| 6 | td(HSTBL-HRDYH) Delay time, HSTROBE low to HRDY high# | 3 | 12 | ns | |
| 7 | td(HSTBL-HDLZ) Delay time, HSTROBE low to HD low impedance for an HPI read | 2 | | ns | |
| 8 | t _{d(HDV-HRDYL)} Delay time, HD valid to HRDY low | 2P – 4 | | ns | |
| 9 | toh(HSTBH-HDV) Output hold time, HD valid after HSTROBE high | 3 | 12 | ns | |
| 15 | td(HSTBH-HDHZ) Delay time, HSTROBE high to HD high impedance | 3 | 12 | ns | |
| 16 | td(HSTBL-HDV) Delay time, HSTROBE low to HD valid | 3 | 12.5 | ns | |
| 17 | td(HSTBH-HRDYH) Delay time, HSTROBE high to HRDY high | 3 | 12 | ns | |

[†] HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.



 $[\]ddagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.


[§] Select signals include: HCNTL[1:0], HR/W, and HHWIL.

 $[\]ddagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[¶]HCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.


[#] This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID.

HOST-PORT INTERFACE TIMING (CONTINUED)



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 55. HPI Read Timing (HAS Not Used, Tied High)




[†] For correct operation, strobe the HAS signal only once per HSTROBE active cycle.

Figure 56. HPI Read Timing (HAS Used)



[‡]HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

HOST-PORT INTERFACE TIMING (CONTINUED)



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 57. HPI Write Timing (HAS Not Used, Tied High)




Figure 58. HPI Write Timing (HAS Used)

[†] For correct operation, strobe the HAS signal only once per HSTROBE active cycle. ‡ HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING

timing requirements for McBSP^{†‡} (see Figure 59)

| NO. | | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 |) | UNIT |
|-----|---------------------------|--|------------|---|-----|------|
| | | | | MIN | MAX | |
| 2 | t _C (CKRX) | Cycle time, CLKR/X | CLKR/X ext | 2P§ | | ns |
| 3 | tw(CKRX) | Pulse duration, CLKR/X high or CLKR/X low | CLKR/X ext | 0.5*t _{c(CKRX)} -1¶ | | ns |
| - | | Output time and are all EOD bink before OLKD law | CLKR int | 9 | | |
| 5 | tsu(FRH-CKRL) | Setup time, external FSR high before CLKR low | CLKR ext | 1 | | ns |
| | th(CKRL-FRH) | Hold time, external FSR high after CLKR low | CLKR int | 6 | | |
| 6 | | | CLKR ext | 3 | | ns |
| _ | | 0 | CLKR int | 8 | | |
| 7 | ^t su(DRV-CKRL) | Setup time, DR valid before CLKR low | CLKR ext | 0 | | ns |
| _ | | | CLKR int | 3 | | |
| 8 | th(CKRL-DRV) | Hold time, DR valid after CLKR low | CLKR ext | 4 | | ns |
| | | | CLKX int | 9 | | |
| 10 | tsu(FXH-CKXL) | Setup time, external FSX high before CLKX low | CLKX ext | 1 | | ns |
| | | | CLKX int | 6 | | |
| 11 | th(CKXL-FXH) | Hold time, external FSX high after CLKX low | CLKX ext | 3 | | ns |

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. ‡ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[§] The minimum CLKR/X period is twice the CPU cycle time (2P) and not faster than 75 Mbps (13.3 ns). This means that the maximum bit rate for communications between the McBSP and other devices is 75 Mbps for 167-MHz and 225-MHz CPU clocks or 50 Mbps for 100-MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 67 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 15 ns (67 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 15 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the resonable range of 40/60 duty cycle.

switching characteristics over recommended operating conditions for McBSP^{†‡} (see Figure 59)

| NO. | . PARAMETER | | | PYP-200 GDP/ZDP -: PYPA -16 GDPA/ZDF | 225, -300 7, -200 | UNIT |
|-----|-----------------------------|--|------------|---|----------------------|------|
| | | | | MIN | MAX | |
| 1 | td(CKSH-CKRXH) | Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input | | | | ns |
| 2 | t _c (CKRX) | (CKRX) Cycle time, CLKR/X CLKR/X int | | | | ns |
| 3 | tw(CKRX) | Pulse duration, CLKR/X high or CLKR/X low | CLKR/X int | C – 1 [#] | C + 1 [#] | ns |
| 4 | td(CKRH-FRV) | Delay time, CLKR high to internal FSR valid | CLKR int | -2 | 3 | ns |
| | ^t d(CKXH-FXV) | Delay time, CLKX high to internal FSX valid | CLKX int | -2 | 3 | |
| 9 | | | CLKX ext | 2 | 9 | ns |
| 40 | | Disable time, DX high impedance following last data bit | CLKX int | -1 | 4 | |
| 12 | ^t dis(CKXH-DXHZ) | from CLKX high | CLKX ext | 1.5 | 10 | ns |
| 40 | | Delevative OLIVA high to DV well-d | CLKX int | -3.2 + D1 | 4 + D2 | |
| 13 | td(CKXH-DXV) | Delay time, CLKX high to DX valid | CLKX ext | 0.5 + D1 | 10+ D2 | ns |
| | | Delay time, FSX high to DX valid | FSX int | -1 | 7.5 | |
| 14 | ^t d(FXH-DXV) | ONLY applies when in data delay 0 (XDATDLY = 00b) mode | FSX ext | 2 | 11.5 | ns |

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

#C = HorL

S = sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see ¶ footnote above).

Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.

If DXENA = 0, then D1 = D2 = 0

If DXENA = 1, then D1 = 2P, D2 = 4P



[‡] Minimum delay times also represent minimum output hold times.

[§] P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

The minimum CLKR/X period is twice the CPU cycle time (2P) and not faster than 75 Mbps (13.3 ns). This means that the maximum bit rate for communications between the McBSP and other devices is 75 Mbps for 167-MHz and 225-MHz CPU clocks or 50 Mbps for 100-MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 67 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 15 ns (67 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 15 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.




Figure 59. McBSP Timings



timing requirements for FSR when GSYNC = 1 (see Figure 60)

| NO. | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 MIN MAX | UNIT |
|-----|---|--|------|
| 1 | t _{su(FRH-CKSH)} Setup time, FSR high before CLKS high | 4 | ns |
| 2 | t _{h(CKSH-FRH)} Hold time, FSR high after CLKS high | 4 | ns |




Figure 60. FSR Timing When GSYNC = 1

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0^{†‡} (see Figure 61)

| NO. | | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA –200 | | | | |
|-----|---------------------------|--------------------------------------|------|---|---------|---|----|--|
| | | | MAST | ER | SLAVE | Ē | | |
| | | MIN | MAX | MIN | MAX | | | |
| 4 | t _{su(DRV-CKXL)} | Setup time, DR valid before CLKX low | 12 | | 2 – 6P | | ns | |
| 5 | th(CKXL-DRV) | Hold time, DR valid after CLKX low | 4 | | 5 + 12P | | ns | |

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0^{+1} (see Figure 61)

| NO. | PARAMETER | | | UNIT | | | |
|-----|-----------------------------|---|-------|-------|--------|----------|----|
| | | | | | SLAVE | | |
| | | | MIN | MAX | MIN | MAX | |
| 1 | th(CKXL-FXL) | Hold time, FSX low after CLKX low¶ | T – 2 | T + 3 | | | ns |
| 2 | td(FXL-CKXH) | Delay time, FSX low to CLKX high# | L – 2 | L + 3 | | | ns |
| 3 | t _d (CKXH-DXV) | Delay time, CLKX high to DX valid | -3 | 4 | 6P + 2 | 10P + 17 | ns |
| 6 | ^t dis(CKXL-DXHZ) | Disable time, DX high impedance following last data bit from CLKX low | L – 2 | L + 3 | | | ns |
| 7 | tdis(FXH-DXHZ) | Disable time, DX high impedance following last data bit from FSX high | | | 2P + 3 | 6P + 17 | ns |
| 8 | t _d (FXL-DXV) | Delay time, FSX low to DX valid | | | 4P + 2 | 8P + 17 | ns |

[†]P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 61. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

 $[\]ddagger$ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

[¶]FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 62)

| NO. | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | | |
|-----|---|-----|---|---------|-----|-----|
| | | MAS | ΓER | SLA | /E | 1 1 |
| | | MIN | MAX | MIN | MAX | |
| 4 | t _{su(DRV-CKXH)} Setup time, DR valid before CLKX high | 12 | | 2 – 6P | | ns |
| 5 | th(CKXH-DRV) Hold time, DR valid after CLKX high | 4 | | 5 + 12P | | ns |

[†]P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0^{+} (see Figure 62)

| NO. | PARAMETER | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA –200 | | | | | |
|-----|--------------------------|---|---------|---|--------|----------|----|--|--|
| | | | MASTER§ | | SL | AVE | | | |
| | | | MIN | MAX | MIN | MAX | | | |
| 1 | th(CKXL-FXL) | Hold time, FSX low after CLKX low¶ | L – 2 | L + 3 | | | ns | | |
| 2 | td(FXL-CKXH) | Delay time, FSX low to CLKX high# | T – 2 | T + 3 | | | ns | | |
| 3 | ^t d(CKXL-DXV) | Delay time, CLKX low to DX valid | -3 | 4 | 6P + 2 | 10P + 17 | ns | | |
| 6 | tdis(CKXL-DXHZ) | Disable time, DX high impedance following last data bit from CLKX low | -2 | 4 | 6P + 3 | 10P + 17 | ns | | |
| 7 | ^t d(FXL-DXV) | Delay time, FSX low to DX valid | H – 2 | H + 6.5 | 4P + 2 | 8P + 17 | ns | | |

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP



[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 62. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $1^{+\frac{1}{2}}$ (see Figure 63)

| NO. | | |) | UNIT | | |
|-----|---|--------|-----|---------|-----|----|
| | | MASTER | | SLAVE | | |
| | | MIN | MAX | MIN | MAX | |
| 4 | tsu(DRV-CKXH) Setup time, DR valid before CLKX high | 12 | | 2 – 6P | | ns |
| 5 | th(CKXH-DRV) Hold time, DR valid after CLKX high | 4 | | 5 + 12P | | ns |

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{+} (see Figure 63)

| NO. | PARAMETER | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | | | UNIT |
|-----|-----------------------------|--|---|-------|--------|----------|------|
| | | | MASTER§ | | SLAVE | | 1 |
| | | | MIN | MAX | MIN | MAX | |
| 1 | th(CKXH-FXL) | Hold time, FSX low after CLKX high¶ | T – 2 | T + 3 | | | ns |
| 2 | td(FXL-CKXL) | Delay time, FSX low to CLKX low# | H – 2 | H + 3 | | | ns |
| 3 | td(CKXL-DXV) | Delay time, CLKX low to DX valid | -3 | 4 | 6P + 2 | 10P + 17 | ns |
| 6 | ^t dis(CKXH-DXHZ) | Disable time, DX high impedance following last data bit from CLKX high | H – 2 | H + 3 | | | ns |
| 7 | tdis(FXH-DXHZ) | Disable time, DX high impedance following last data bit from FSX high | | · | 2P + 3 | 6P + 17 | ns |
| 8 | t _d (FXL-DXV) | Delay time, FSX low to DX valid | | | 4P + 2 | 8P + 17 | ns |

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 63. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1^{†‡} (see Figure 64)

| NO. | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA –200 | | UNIT | |
|-----|---|-----|---|---------|------|----|
| | | MAS | TER | SLAV | /E | |
| | | MIN | MAX | MIN | MAX | |
| 4 | t _{SU(DRV-CKXH)} Setup time, DR valid before CLKX high | 12 | | 2 – 6P | | ns |
| 5 | th(CKXH-DRV) Hold time, DR valid after CLKX high | 4 | | 5 + 12P | _ | ns |

 $[\]overline{\dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 64)

| NO. | | | UNIT | | | | |
|-----|-------------------------|--|-------|---------|--------|----------|----|
| | | | MAS | TER§ | SL | AVE |] |
| | | | MIN | MAX | MIN | MAX | |
| 1 | th(CKXH-FXL) | Hold time, FSX low after CLKX high¶ | H – 2 | H + 3 | | | ns |
| 2 | td(FXL-CKXL) | Delay time, FSX low to CLKX low# | T – 2 | T + 3 | | | ns |
| 3 | td(CKXH-DXV) | Delay time, CLKX high to DX valid | -3 | 4 | 6P + 2 | 10P + 17 | ns |
| 6 | tdis(CKXH-DXHZ) | Disable time, DX high impedance following last data bit from CLKX high | -2 | 4 | 6P + 3 | 10P + 17 | ns |
| 7 | ^t d(FXL-DXV) | Delay time, FSX low to DX valid | L – 2 | L + 6.5 | 4P + 2 | 8P + 17 | ns |

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP



[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

[¶]FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 64. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

TIMER TIMING

timing requirements for timer inputs[†] (see Figure 65)

| NO. | | | PYP-200,-2 GDP/ZDP -225 PYPA -167, - GDPA/ZDPA MIN | 5, -300 -200 | UNIT |
|-----|-----------|---------------------------|--|-----------------|------|
| 1 | tw(TINPH) | Pulse duration, TINP high | 2P | | ns |
| 2 | tw(TINPL) | Pulse duration, TINP low | 2P | | ns |

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for timer outputs[†] (see Figure 65)

| NO. | | PARAMETER | PYP-200,-2 GDP/ZDP -225 PYPA -167, GDPA/ZDPA MIN | 5, -300 -200 | UNIT |
|-----|-----------|---------------------------|--|-----------------|------|
| 3 | tw(TOUTH) | Pulse duration, TOUT high | 4P – 3 | | ns |
| 4 | tw(TOUTL) | Pulse duration, TOUT low | 4P – 3 | | ns |

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.




Figure 65. Timer Timing

GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORT TIMING

timing requirements for GPIO inputs^{†‡} (see Figure 66)

| NO. | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | UNIT |
|-----|----------|---------------------------|---|-----|------|
| | | | MIN | MAX | |
| 1 | tw(GPIH) | Pulse duration, GPIx high | 4P | | ns |
| 2 | tw(GPIL) | Pulse duration, GPIx low | 4P | | ns |

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

switching characteristics over recommended operating conditions for GPIO outputs†§ (see Figure 66)

| NO. | PARAMETER | | PYP-200,- GDP/ZDP -22 PYPA -167, GDPA/ZDPA | UNIT | |
|-----|-----------|---------------------------|---|------|----|
| | | | MIN | MAX | |
| 3 | tw(GPOH) | Pulse duration, GPOx high | 12P – 3 | | ns |
| 4 | tw(GPOL) | Pulse duration, GPOx low | 12P – 3 | | ns |

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.

[§] The number of CFGBUS cycles between two back-to-back CFGBUS writes to the GPIO register is 12 SYSCLK1 cycles; therefore, the minimum GPOx pulse width is 12P.




Figure 66. GPIO Port Timing

[‡] The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the DSP recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to at least 24P to allow the DSP enough time to access the GPIO register through the CFGBUS.

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 67)

| NO. | | | PYP-200,-225 GDP/ZDP -225, -300 PYPA -167, -200 GDPA/ZDPA -200 | | UNIT |
|-----|----------------------|--|--|-----|------|
| | | | MIN | MAX | |
| 1 | t _C (TCK) | Cycle time, TCK | 35 | | ns |
| 3 | tsu(TDIV-TCKH) | Setup time, TDI/TMS/TRST valid before TCK high | 10 | | ns |
| 4 | th(TCKH-TDIV) | Hold time, TDI/TMS/TRST valid after TCK high | 7 | | ns |

switching characteristics over recommended operating conditions for JTAG test port (see Figure 67)

| NO. | PARAMETER | PYP-200,-2 GDP/ZDP -225 PYPA -167, -20 GDPA/ZDPA | 5, -300 0 | UNIT |
|-----|---|--|--------------|------|
| | | MIN | MAX | |
| 2 | t _d (TCKL-TDOV) Delay time, TCK low to TDO valid | 0 | 15 | ns |




Figure 67. JTAG Test-Port Timing

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

MECHANICAL DATA

The following tables show the thermal resistance characteristics for the GDP and ZDP mechanical packages. **thermal resistance characteristics (S-PBGA package) for GDP**

| NO | | | °C/W | Air Flow (m/s)† | | | | | |
|----|---|-------------------------|------|-----------------|--|--|--|--|--|
| | Two Signals, Two Planes (4-Layer Board) | | | | | | | | |
| 1 | RΘJC | Junction-to-case | 9.7 | N/A | | | | | |
| 2 | PsiJT | Junction-to-package top | 1.5 | 0.0 | | | | | |
| 3 | RΘJB | Junction-to-board | 19 | N/A | | | | | |
| 4 | RΘJA | Junction-to-free air | 22 | 0.0 | | | | | |
| 5 | RΘJA | Junction-to-free air | 21 | 0.5 | | | | | |
| 6 | RΘJA | Junction-to-free air | 20 | 1.0 | | | | | |
| 7 | RΘJA | Junction-to-free air | 19 | 2.0 | | | | | |
| 8 | RΘJA | Junction-to-free air | 18 | 4.0 | | | | | |
| 9 | PsiJB | Junction-to-board | 16 | 0.0 | | | | | |

[†]m/s = meters per second

thermal resistance characteristics (S-PBGA package) for ZDP

| NO | | °C/W | Air Flow (m/s)† | | | | | |
|----|---|------|-----------------|--|--|--|--|--|
| | Two Signals, Two Planes (4-Layer Board) | | | | | | | |
| 1 | R⊖ _{JC} Junction-to-case | 9.7 | N/A | | | | | |
| 2 | Psi _{JT} Junction-to-package top | 1.5 | 0.0 | | | | | |
| 3 | RΘ _{JB} Junction-to-board | 19 | N/A | | | | | |
| 4 | RΘ _{JA} Junction-to-free air | 22 | 0.0 | | | | | |
| 5 | RΘ _{JA} Junction-to-free air | 21 | 0.5 | | | | | |
| 6 | RΘ _{JA} Junction-to-free air | 20 | 1.0 | | | | | |
| 7 | RΘ _{JA} Junction-to-free air | 19 | 2.0 | | | | | |
| 8 | RΘ _{JA} Junction-to-free air | 18 | 4.0 | | | | | |
| 9 | PsiJB Junction-to-board | 16 | 0.0 | | | | | |

[†]m/s = meters per second

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

The following table shows the thermal resistance characteristics for the PYP mechanical package.

thermal resistance characteristics (S-PQFP-G208 package) for PYP

| NO | | | °C/W |
|----|------------------|---|------|
| | - | Junction-to-Pad | |
| | | Two Signals, Two Planes (4-Layer Board) – 208-pin PYP | |
| 1 | RΘJP | Junction-to-pad, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. | 0.2 |
| | • | Junction-to-Package Top | |
| | | Two Signals, Two Planes (4-Layer Board) – 208-pin PYP | |
| 2 | PsiJT | Junction-to-package top, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. | 0.18 |
| 3 | PsiJT | Junction-to-package top, 7.5 x 7.5 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. | 0.23 |
| | • | Two Signals (2-Layer Board) | |
| 4 | PsiJT | Junction-to-package top, 26 x 26 copper pad on top of PCB with solder connection and vias going to copper plane on bottom of board. | 0.18 |
| 5 | PsiJT | Junction-to-package top, 7.5 x 7.5 copper pad on top of PCB with solder connection and vias going to copper plane on bottom of board. | 0.23 |
| | - | Junction-to-Still Air | |
| | | Two Signals, Two Planes (4-Layer Board) – 208-pin PYP | |
| 6 | RΘJA | Junction-to-still air, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. | 13 |
| 7 | RΘ _{JA} | Junction-to-still air, 7.5 x 7.5 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. | 20 |
| | • | Two Signals (2-Layer Board) | |
| 8 | RΘJA | Junction-to-still air, 26 x 26 copper pad on top of PCB with solder connection and vias going to copper plane on bottom of board. | 14 |
| 9 | RΘJA | Junction-to-still air, 7.5 x 7.5 copper pad on top of PCB with solder connection and vias going to copper plane on bottom of board. | 20 |



TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS294B - OCTOBER 2005 - REVISED JUNE 2006

packaging information

For proper device thermal performance, the thermal pad *must* be soldered to an external ground thermal plane. This pad is electrically and thermally connected to the backside of the die. For the TMS320C6713B 208–Pin PowerPAD plastic quad flatpack, the external thermal pad dimensions are: 7.2 x 7.2 mm and the thermal pad is externally flush with the mold compound.

The following packaging information and addendum reflect the most current released data available for the designated device(s). This data is subject to change without notice and without revision of this document.

www.ti.com 29-Jun-2021

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|---------------------|--------------|----------------------------------|---------|
| C6713BZDPA200CIS | ACTIVE | BGA | ZDP | 272 | 40 | RoHS & Green | SNAGCU | Level-3-260C-168 HR | -40 to 105 | TMS320C6713B ZDP (A, A200) | Samples |
| TMS320C6713BGDP225 | ACTIVE | BGA | GDP | 272 | 40 | Non-RoHS & Green | SNPB | Level-3-220C-168 HR | 0 to 90 | TMS320C6713 BGDP | Samples |
| TMS320C6713BGDP300 | ACTIVE | BGA | GDP | 272 | 40 | Non-RoHS & Green | SNPB | Level-3-220C-168 HR | 0 to 90 | TMS320C6713 BGDP 300 | Samples |
| TMS320C6713BPYP200 | ACTIVE | HLQFP | PYP | 208 | 36 | RoHS & Green | NIPDAU | Level-4-260C-72 HR | 0 to 90 | TMS 200 320C6713BPYP | Samples |
| TMS320C6713BZDP225 | ACTIVE | BGA | ZDP | 272 | 40 | RoHS & Green | SNAGCU | Level-3-260C-168 HR | 0 to 90 | TMS320C6713 BZDP | Samples |
| TMS320C6713BZDP300 | ACTIVE | BGA | ZDP | 272 | 40 | RoHS & Green | SNAGCU | Level-3-260C-168 HR | 0 to 90 | TMS320C6713 BZDP 300 | Samples |
| TMS32C6713BGDPA200 | ACTIVE | BGA | GDP | 272 | 40 | Non-RoHS & Green | SNPB | Level-3-220C-168 HR | -40 to 105 | TMS320C6713B GDP (A, A200) | Samples |
| TMS32C6713BPYPA167 | ACTIVE | HLQFP | PYP | 208 | 36 | RoHS & Green | NIPDAU | Level-4-260C-72 HR | -40 to 105 | TMS A167 320C6713BPYP A | Samples |
| TMS32C6713BPYPA200 | ACTIVE | HLQFP | PYP | 208 | 36 | RoHS & Green | NIPDAU | Level-4-260C-72 HR | -40 to 105 | TMS A200 320C6713BPYP | Samples |
| TMS32C6713BZDPA200 | ACTIVE | BGA | ZDP | 272 | 40 | RoHS & Green | SNAGCU | Level-3-260C-168 HR | -40 to 105 | TMS320C6713B ZDP (A, A200) | Samples |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.





www.ti.com 29-Jun-2021

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZDP (S-PBGA-N272)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-151
- D. This package is lead-free.



GDP (S-PBGA-N272)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-151



PYP (S-PQFP-G208)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PYP (S-PQFP-G208)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD $^{\mathbf{m}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

⚠ Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated

单击下面可查看定价,库存,交付和生命周期等信息

>>TI (德州仪器)