
TP3054. TP3057

Enhanced Serial Interface CODEC/Filter COMBO Family



Literature Number: SNAS569



TP3054, TP3057 "Enhanced" Serial Interface CODEC/Filter COMBO® Family


General Description

The TP3054, TP3057 family consists of μ -law and A-law monolithic PCM CODEC/filters utilizing the A/D and D/A conversion architecture shown in *Figure 1*, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS).

The encode portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are auto-zero circuitry and a companding coder which samples the filtered signal and encodes it in the companded $\mu\text{-law}$ or A-law PCM format. The decode portion of each device consists of an expanding decoder, which reconstructs the analog signal from the companded µ-law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous; transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz; and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.


Features

- Complete CODEC and filtering system (COMBO) including:
 - Transmit high-pass and low-pass filtering
 - Receive low-pass filter with sin x/x correction
 Active RC noise filters
 - $-\mu$ -law or A-law compatible COder and DECoder
 - Internal precision voltage reference
 - Serial I/O interface
- Internal auto-zero circuitry
- µ-law, 16-pin—TP3054
- A-law, 16-pin—TP3057
- Designed for D3/D4 and CCITT applications
- ±5V operation
- Low operating power-typically 50 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes line interface card circuit density
- Dual-In-Line or surface mount packages
- See also AN-370, "Techniques for Designing with CODEC/Filter COMBO Circuits"



TP3054, TP3057 "Enhanced" Serial Interface CODEC/Filter COMBO Family

August 1994



Functional Description

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into a power-down state. All non-essential circuits are deactivated and the D_X and VF_RO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK_R/PDN pin and FS_X and/or FS_R pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLK_R/PDN pin high; the alternative is to hold both FS_X and FS_R inputs continuously low—the device will power-down approximately 1 ms after the last FS_X or FS_R pulse. The TRI-STATE PCM data output, D_X, will remain in the high impedance state until the second FS_X pulse.

SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK_X and the MCLK_R/PDN pin can be used as a power-down control. A low level on MCLK_R/PDN powers up the device and a high level powers down the device. In either case, MCLK_X will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK_X and the BCLK_R/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLK_R/CLKSEL pin, BCLK_X will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK_R/CLKSEL. In this synchronous mode, the bit clock, BCLK_X, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK_X.

Each FS_X pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D_X output on the positive edge of BCLK_X. After 8 bit clock periods, the TRI-STATE D_X output is returned to a high impedance state. With an FS_R pulse, PCM data is latched via the D_R input on the negative edge of BCLK_X (or BCLK_R if running). FS_X and FS_R must be synchronous with MCLK_{X/R}.

TABLE I	. Selection of	of Master	Clock	Frequencies
---------	----------------	-----------	-------	-------------

BCLK _R /CLKSEL	Master Clock Frequency Selected					
	TP3057	TP3054				
Clocked	2.048 MHz	1.536 MHz or				
		1.544 MHz				
0	1.536 MHz or	2.048 MHz				
	1.544 MHz					
1	2.048 MHz	1.536 MHz or				
		1.544 MHz				

ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. $\ensuremath{\mathsf{MCLK}}_X$ and $\ensuremath{\mathsf{MCLK}}_R$ must be 2.048 MHz for the TP3057, or 1.536 MHz, 1.544 MHz for the TP3054, and need not be synchronous. For best transmission performance, however, $MCLK_R$ should be synchronous with MCLK_X, which is easily achieved by applying only static logic levels to the MCLK_R/PDN pin. This will automatically connect MCLK_X to all internal MCLK_B functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS_X starts each encoding cycle and must be synchronous with MCLK_X and BCLK_X. FS_R starts each decoding cycle and must be synchronous with BCLK_B. BCLK_B must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode. BCLK_X and BCLK_R may operate from 64 kHz to 2.048 MHz.

SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FS_X and FS_R, must be one bit clock period long, with timing relationships specified in *Figure 2*. With FS_X high during a falling edge of BCLK_X, the next rising edge of BCLK_X enables the D_X TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge of BCLK_R (BCLK_X in synchronous mode), the next falling edge of BCLK_R (BCLK_X in the sign bit. The following seven falling edge of BCLK_R (BCLK_X in synchronous mode), the next falling edge of BCLK_R latches in the sign bit. All four devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses, FS_X and FS_R , must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FS_X, the COMBO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D_X TRI-STATE output buffer is enabled with the rising edge of FS_X or the rising edge of $BCLK_X$, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK_X rising edges clock out the remaining seven bits. The D_X output is disabled by the falling $BCLK_X$ edge following the eighth rising edge, or by FS_X going low, whichever comes later. A rising edge on the receive frame sync pulse, FS_R, will cause the PCM data at D_R to be latched in on the next eight falling edges of BCLK_R (BCLK_X in synchronous mode). All four devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

In applications where the LSB bit is used for signalling with FS_R two bit clock periods long, the decoder will interpret the lost LSB as "1/2" to minimize noise and distortion.

Functional Description (Continued)

TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 4. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to μ -law (TP3054) or A-law (TP3057) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t_{MAX}) of nominally 2.5V peak (see table of Transmission Characteristics). The FS_X frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D_X at the next FS_X pulse. The total encoding delay will be approximately 165 μs (due to the transmit filter) plus 125 μs (due to encoding delay), which totals 290 $\mu s.$ Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (TP3057) or μ -law (TP3054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter/ power amplifer capable of driving a 600 Ω load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FS_R, the data at the D_R input is clocked in on the falling edge of the next eight BCLK_R (BCLK_X) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 μ s later the decoder DAC output is updated. The total decoder delay is \sim 10 μ s (decoder update) plus 110 μ s (filter delay) plus 62.5 μ s (1/2 frame), which gives approximately 180 μ s.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

/V
-7V
$V_{CC}\!+\!0.3V$ to $V_{BB}\!-\!0.3V$

 Voltage at any Digital Input or Output
 V_{CC}+0.3V to GNDA-0.3V

 Operating Temperature Range
 -25°C to + 125°C

 Storage Temperature Range
 -65°C to + 150°C

 Lead Temperature (Soldering, 10 seconds)
 300°C

 ESD (Human Body Model)
 2000V


 Latch-Up Immunity = 100 mA on any Pin


Electrical Characteristics Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^{\circ}C$ to $70^{\circ}C$ by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unite
DIGITAL IN	TERFACE	1	I	1		
V _{IL}	Input Low Voltage				0.6	V
V _{IH}	Input High Voltage		2.2			V
V _{OL}	Output Low Voltage	D_X , I_L =3.2 mA SIG _R , I_L =1.0 mA TS _X , I_L =3.2 mA, Open Drain			0.4 0.4 0.4	>>>
V _{OH}	Output High Voltage	D _X , I _H = -3.2 mA SIG _R , I _H = -1.0 mA	2.4 2.4			> >
IIL	Input Low Current	$GNDA \leq V_{IN} \leq V_{IL}$, All Digital Inputs	- 10		10	μA
IIH	Input High Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	- 10		10	μΑ
I _{OZ}	Output Current in High Impedance State (TRI-STATE)	$D_X,GNDA{\leq}V_O{\leq}V_{CC}$	- 10		10	μΑ
ANALOG I	NTERFACE WITH TRANSMIT INPUT	AMPLIFIER (ALL DEVICES)				
I _I XA	Input Leakage Current	$-2.5V{\leq}V{\leq}{+}2.5V,$ VF_XI $^+$ or VF_XI $^-$	-200		200	nA
R _I XA	Input Resistance	$-2.5V{\leq}V{\leq}{+}2.5V,$ VF_XI $^+$ or VF_XI $^-$	10			MΩ
R _O XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R _L XA	Load Resistance	GS _X	10			kΩ
C _L XA	Load Capacitance	GS _X			50	pF
V _O XA	Output Dynamic Range	$GS_X, R_L \ge 10 k\Omega$	-2.8		2.8	V
A _V XA	Voltage Gain	VF _X I ⁺ to GS _X	5000			V/V
F _U XA	Unity Gain Bandwidth		1	2		MHz
V _{OS} XA	Offset Voltage		-20		20	mV
V _{CM} XA	Common-Mode Voltage	CMRRXA > 60 dB	-2.5		2.5	V
CMRRXA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRRXA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG I	NTERFACE WITH RECEIVE FILTER (A	ALL DEVICES)		_		
R _O RF	Output Resistance	Pin VF _R O		1	3	Ω
R _L RF	Load Resistance	$VF_{R}O = \pm 2.5V$	600			Ω
C _L RF	Load Capacitance				500	pF
VOS _R O	Output DC Offset Voltage		-200		200	mV
POWER DI	SSIPATION (ALL DEVICES)					
I _{CC} 0	Power-Down Current	No Load (Note)		0.5	1.5	mA
I _{BB} 0	Power-Down Current	No Load (Note)		0.05	0.3	mA
I _{CC} 1	Power-Up Active Current	No Load		5.0	9.0	mA
I _{BB} 1	Power-Up Active Current	No Load		5.0	9.0	mA

Timing Specifications Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^{\circ}$ C to 70^{\circ}C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}$ C. All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$. See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
1/t _{PM}	Frequency of Master Clocks	Depends on the Device Used and the $BCLK_R/CLKSEL$ Pin. $MCLK_X$ and $MCLK_R$		1.536 1.544 2.048		MH MH MH
t _{RM}	Rise Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{FM}	Fall Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{PB}	Period of Bit Clock		485	488	15725	ns
t _{RB}	Rise Time of Bit Clock	BCLK _X and BCLK _R			50	ns
t _{FB}	Fall Time of Bit Clock	BCLK _X and BCLK _R			50	ns
t _{WMH}	Width of Master Clock High	MCLK _X and MCLK _R	160			ns
t _{WML}	Width of Master Clock Low	MCLK _X and MCLK _R	160			ns
t _{SBFM}	Set-Up Time from $BCLK_X$ High to $MCLK_X$ Falling Edge	First Bit Clock after the Leading Edge of FS_X	100			ns
t _{SFFM}	Set-Up Time from FS_X High to MCLK _X Falling Edge	Long Frame Only	100			n
t _{WBH}	Width of Bit Clock High	V _{IH} =2.2V	160			n
t _{WBL}	Width of Bit Clock Low	V _{IL} =0.6V	160			n
t _{HBFL}	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			n
t _{HBFS}	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			n
t _{SFB}	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	80			n
t _{DBD}	Delay Time from BCLK _X High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		140	n
t _{DBTS}	Delay Time to $\overline{TS_X}$ Low	Load = 150 pF plus 2 LSTTL Loads			140	n
t _{DZC}	Delay Time from BCLK _X Low to Data Output Disabled	C _L =0 pF to 150 pF	50		165	n
t _{DZF}	Delay Time to Valid Data from FS_X or $BCLK_X$, Whichever Comes Later	C _L =0 pF to 150 pF	20		165	n
t _{SDB}	Set-Up Time from D_R Valid to BCLK $_{R/X}$ Low		50			n
t _{HBD}	Hold Time from $BCLK_{R/X}$ Low to D_R Invalid		50			n
t _{SF}	Set-Up Time from $FS_{X/R}$ to BCLK _{X/R} Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			n
t _{HF}	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			n
t _{HBFI}	Hold Time from 3rd Period of Bit Clock Low to Frame Sync $(FS_X \text{ or } FS_R)$	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			n
t _{WFL}	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns





Transmission Characteristics Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^{\circ}C$ to 70°C by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN} = 0$ dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	DE RESPONSE					
	Absolute Levels (Definition of Nominal Gain)	Nominal 0 dBm0 Level is 4 dBm (600 Ω) 0 dBm0		1.2276		Vrms
t _{MAX}	Virtual Decision Valve Defined Per CCITT Rec. G711	Max Overload Level TP3054 (3.17 dBm0) TP3057 (3.14 dBm0)		2.501 2.492		V _{PK} V _{PK}
G _{XA}	Transmit Gain, Absolute	$T_A = 25^{\circ}C$, $V_{CC} = 5V$, $V_{BB} = -5V$ Input at $GS_X = 0$ dBm0 at 1020 Hz TP3054/57	-0.15		0.15	dB
G _{XR}	Transmit Gain, Relative to G _{XA}		- 1.8 - 0.15 - 0.35 - 0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB dB dB
G _{XAT}	Absolute Transmit Gain Variation with Temperature	Relative to G _{XA}	-0.1		0.1	dB
G _{XAV}	Absolute Transmit Gain Variation with Supply Voltage	Relative to G _{XA}	-0.05		0.05	dB
G _{XRL}	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 VF _X I ⁺ = -40 dBm0 to $+3 \text{ dBm0}$ VF _X I ⁺ = -50 dBm0 to -40 dBm0 VF _X I ⁺ = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G _{RA}	Receive Gain, Absolute	$T_A=25^{\circ}C$, $V_{CC}=5V$, $V_{BB}=-5V$ Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz TP3054/57	-0.15		0.15	dB
G _{RR}	Receive Gain, Relative to G _{RA}		-0.15 -0.35 -0.7		0.15 0.05 0 - 14	dB dB dB dB
G _{RAT}	Absolute Receive Gain Variation with Temperature	Relative to G _{RA}	-0.1		0.1	dB
G _{RAV}	Absolute Receive Gain Variation with Supply Voltage	Relative to G _{RA}	-0.05		0.05	dB
G _{RRL}	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded PCM Level = -40 dBm0 to + 3 dBm0 = -50 dBm0 to -40 dBm0 = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB
		$R_1 = 600\Omega$			2.5	V

Transmission Characteristics (Continued) Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^{\circ}C$ to 70°C by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN} = 0$ dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENVELOP	E DELAY DISTORTION WITH FREQU	ENCY				
D _{XA}	Transmit Delay, Absolute	f=1600 Hz		290	315	μs
D _{XR}	Transmit Delay, Relative to D _{XA}	f=500 Hz-600 Hz		195	220	μs
		f=600 Hz-800 Hz		120	145	μs
		f=800 Hz-1000 Hz		50	75	μs
		f=1000 Hz-1600 Hz		20	40	μs
		f=1600 Hz-2600 Hz		55	75	μs
		f=2600 Hz-2800 Hz		80	105	μs
		f=2800 Hz-3000 Hz		130	155	μs
D _{RA}	Receive Delay, Absolute	f=1600 Hz		180	200	μs
D _{RR}	Receive Delay, Relative to D _{RA}	f=500 Hz-1000 Hz	-40	-25		μs
		f=1000 Hz-1600 Hz	-30	-20		μs
		f=1600 Hz-2600 Hz		70	90	μs
		f=2600 Hz-2800 Hz		100	125	μs
		f=2800 Hz-3000 Hz		145	175	μs
NOISE						
N _{XC}	Transmit Noise, C Message Weighted	TP3054		12	15	dBrnC
N _{XP}	Transmit Noise, P Message Weighted	TP3057		-74	-67	dBm0
N _{RC}	Receive Noise, C Message Weighted	PCM Code is Alternating Positive and Negative Zero — TP3054		8	11	dBrnC
N _{RP}	Receive Noise, P Message Weighted	PCM Code Equals Positive Zero — TP3057		-82	-79	dBm0
N _{RS}	Noise, Single Frequency	$f\!=\!0$ kHz to 100 kHz, Loop Around Measurement, VF_XI^+\!=\!0 Vrms			-53	dBm
PPSR _X	Positive Power Supply Rejection, Transmit	$\label{eq:VF_X} \begin{array}{l} VF_X I^+ = -50 \ dBm0 \\ V_{CC} = 5.0 \ V_{DC} + 100 \ mVrms \\ f = 0 \ kHz - 50 \ kHz \ (Note \ 2) \end{array}$	40			dBC
NPSR _X	Negative Power Supply Rejection, Transmit	$ \begin{array}{l} VF_X I^+ = -50 \ dBm0 \\ V_{BB} = -5.0 \ V_{DC} + 100 \ mVrms \\ f = 0 \ kHz - 50 \ kHz \ (Note \ 2) \end{array} $	40			dBC
PPSR _R	Positive Power Supply Rejection, Receive	$\begin{array}{l} \mbox{PCM Code Equals Positive Zero} \\ \mbox{V}_{CC} = 5.0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	40 40 36			dBC dB dB
NPSR _R	Negative Power Supply Rejection, Receive	$\begin{array}{l} \text{PCM Code Equals Positive Zero} \\ \text{V}_{BB} = -5.0 \ \text{V}_{DC} + 100 \ \text{mVrms} \\ \text{Measure VF}_{R}0 \\ \text{f} = 0 \ \text{Hz} - 4000 \ \text{Hz} \\ \text{f} = 4 \ \text{Hz} - 25 \ \text{kHz} \\ \text{f} = 25 \ \text{kHz} - 50 \ \text{kHz} \end{array}$	40 40 36			dBC dB dB

Transmission Characteristics (Continued) Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$; $T_A = 0^{\circ}C$ to 70°C by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz, $V_{IN} = 0$ dBm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $T_A = 25^{\circ}C$.

Symbol	Paramete	er					Cond	itions	;			Min	Ту	/p	Max		Units
SOS	Spurious Out-of-Ba at the Channel Outp	•	ls	300 at D 40 70	Hz to _R . 600 H 600 H		Hz Inj)0 Hz)0 Hz	out PC	, 0 dBn M Cod	n0, e Applie	ed				-30 -30 -40 -30		dB dB dB dB
DISTORT				0	40011	2-100	,0001	12							00		40
STDX	Signal to Total Disto	ortion		Sinu	usoida	l Test	Meth	od (No	ote 3)								
STD _R	Transmit or Receive Half-Channel				el = 3 = 0 = -	.0 dBr dBm0 - 40 dE - 55 dE	n0) to —: 3m0		m0 F /			33 36 29 30 14 15					dBC dBC dBC dBC dBC dBC
SFD _X	Single Frequency D Transmit	istortion													-46	;	dB
SFD _R	Single Frequency D Receive	istortion													-46	;	dB
IMD Intermodulation Distortion				Loop Around Measurement, $VF_X^+ = -4 \text{ dBm0 to } -21 \text{ dBm0, Two}$ Frequencies in the Range 300 Hz-3400 Hz									-41		dB		
CROSSTA	ALK													I			-
CT _{X-R}	Transmit to Receive 0 dBm0 Transmit Le		ılk,			z-340 et PCN		9					_	90	-75	;	dB
CT _{R-X}	Receive to Transmi 0 dBm0 Receive Le		ılk,		300 Hz te 2)	z-340	0 Hz, '	VF _X I=	Multito	one			- 9	90	-70)	dB
			E		DING	FORM	ΙΑΤ Α	TDx	Ουτρι	л							
					трз	054 .aw					(In)	hudos	A-L	057 .aw	Inversi	on)	
VINI (at G	$\hat{aS}_X) = + Full-Scale$	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
V_{IN} (at GS _X) = 0V		{1 0	1	1	1	1	1	1 1	1	1	1 1	0 0	1 1	0 0	1	0 0	1
V _{IN} (at G	SS _X) = - Full-Scale	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0
Note 1: Mea Note 2: PPS	asured by extrapolation fron SR _X , NPSR _X , and CT _{R-X} are vices are measured using C	n the distor e measured	tion te	est resul a -50 d	lt at -5 dBm0 a	50 dBm activatio). n signal	applied	d to VF _X I	+.	-	-					

Applications Information

POWER SUPPLIES


While the pins of the TP305X family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μF supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB}, as close to the device as possible.

For best performance, the ground point of each CODEC/ FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μF capacitors.

RECEIVE GAIN ADJUSTMENT

For applications where a TP305X family CODEC/filter receive output must drive a 600 Ω load, but a peak swing lower than $\pm 2.5V$ is required, the receive gain can be easily adjusted by inserting a matched T-pad or π -pad at the output. Table II lists the required resistor values for 600 Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600 Ω is obtained if the output impedance of the attenuator is in the range 282 Ω to 319 Ω (assuming a perfect transformer).







Applications Information (Continued)


TABLE II. Attentuator Tables for Z1 = Z2 = 300 Ω (All Values in Ω)


(All Values in Ω)									
dB	R1	R2	R3	R4					
0.1	1.7	26k	3.5	52k					
0.2	3.5	13k	6.9	26k					
0.3	5.2	8.7k	10.4	17.4k					
0.4	6.9	6.5k	13.8	13k					
0.5	8.5	5.2k	17.3	10.5k					
0.6	10.4	4.4k	21.3	8.7k					
0.7	12.1	3.7k	24.2	7.5k					
0.8	13.8	3.3k	27.7	6.5k					
0.9	15.5	2.9k	31.1	5.8k					
1.0	17.3	2.61	34.6	5.2k					
2	34.4	1.3k	70	2.6k					
3	51.3	850	107	1.8k					
4	68	650	144	1.3k					
5	84	494	183	1.1k					
6	100	402	224	900					
7	115	380	269	785					
8	379	284	317	698					
9	143	244	370	630					
10	156	211	427	527					
11	168	184	490	535					
12	180	161	550	500					
13	190	142	635	473					
14	200	125	720	450					
15	210	110	816	430					
16	218	98	924	413					
18	233	77	1.17k	386					
20	246	61	1.5k	366					

Typical Synchronous Application









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u llama Dava	-0- #

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated 单击下面可查看定价,库存,交付和生命周期等信息

>>TI(德州仪器)