ETR0203\_005a

#### Low Voltage Detectors ( $V_{DF}$ = 0.8V~1.5V) Standard Voltage Detectors ( $V_{DF}$ 1.6V~6.0V)

#### ■GENERAL DESCRIPTION

The XC61G series are highly precise, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-ch open drain output configurations are available.


#### ■ APPLICATIONS


- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors

#### ■FEATURES

Highly Accurate :	±2%
Low Power Consumption :	0.7 μA [ VIN=1.5V ] (TYP.)
Detect Voltage Range :	0.8V ~ 1.5V in 0.1V
	increments (Low Voltage)
:	1.6V~6.0V in 0.1V
	increments (Standard Voltage)
Operating Voltage Range :	0.7V ~ 6.0V (Low Voltage)
:	0.7V~10.0V (Standard Voltage)
Detect Voltage Temperatu	re characteristics
:	±100ppm/°C (TYP.)
Output Configuration :	N-ch open drain output or CMOS
Operating Ambient Temperature :	-40°C~+85°C
Package	USP-3
Environmentally Friendly	EU RoHS Compliant, Pb Free

#### ■TYPICAL APPLICATION CIRCUITS







CMOS Output


N-ch Open Drain Output

# ■TYPICAL PERFORMANCE CHARACTERISTICS





#### ■ PIN CONFIGURATION



(BOTTOM VIEW)

#### ■ PIN ASSIGNMENT

PIN NUMBER	PIN NAME	FUNCTION	
USP-3			
3	Vin	Supply Voltage	
1	Vss	Ground	
2	Vout	Output	

#### ■PRODUCT CLASSIFICATION

Ordering Information


XC61G 1234567-8 (\*1)

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
1	Output Configuration	С	CMOS output
U	Output Configuration	N	N-ch open drain output
23	Detect Voltege	08 ~ 60	e.g. 0.8V → ②0, ③8
23	Detect Voltage	08~00	e.g. 1.5V → ②1, ③5
4	Output Delay	0	No delay
5	Detect Accuracy	2	Within $\pm 2\%$
67-8	Packages	HR	USP-3 (3,000/Reel)
<u> </u>	(Order Unit)	HR-G	USP-3 (3,000/Reel)


<sup>(\*1)</sup> The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.

## ■BLOCK DIAGRAMS

(1) CMOS Output



(2) N-ch Open Drain Output



# ■ABSOLUTE MAXIMUM RATINGS

					Ta = 25°C
PAF	RAMETER		SYMBOL	RATINGS	UNITS
Input Volta		*1	Vin	V <sub>SS</sub> -0.3 ~ 9.0	V
input voita	iye	*2	VIN	V <sub>SS</sub> -0.3 ~ 12.0	v
Output Cur	Output Current		Ιουτ	50	mA
Output Out				50	IIIA
	CMOS			Vss -0.3 ~ Vin +0.3	
Output Voltage	N-ch Open Drai	in Output *1	Vout	Vss -0.3 ~ 9.0	V
	N-ch Open Drai	in Output *2		Vss -0.3 ~ 12.0	
Power Dissipation	USP-3		Pd	120	mW
Operating Ambient Temperature		Topr	-40~+85	°C	
Storage Temperature Range		Tstg	-40~+125	C°	

#### ■ELECTRICAL CHARACTERISTICS

$V_{\rm DF(T)} = 0.8 \ {\rm to}$	6.0V ± 2%								Ta=25°C
PARA	METER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNITS	CIRCUITS
Detect	Voltage	Vdf	V <sub>DF(T)</sub> =0.8V~1.5V <sup>*1</sup> V <sub>DF(T)</sub> =1.6V~6.0V <sup>*2</sup>		V <sub>DF</sub> x 0.98	$V_{DF}$	V <sub>DF</sub> x 1.02	V	1
Hysteres	sis Range	VHYS			V <sub>DF</sub> x 0.02	V <sub>DF</sub> x 0.05	V <sub>DF</sub> x 0.08	V	1
			V <sub>IN</sub> = 1.5V	1	-	0.7	2.3		
			V <sub>IN</sub> = 2.0V	/	I	0.8	2.7		
Supply	Current	Iss	V <sub>IN</sub> = 3.0V	/	-	0.9	3.0	μA	2
			V <sub>IN</sub> = 4.0V	/	-	1.0	3.2		
			V <sub>IN</sub> = 5.0V		-	1.1	3.6		
Oneratin	g Voltage	V <sub>IN</sub>	VDF(T) = 0.8V to	o 1.5V	0.7	-	6.0	v	1
operatin	g voltage	VIN	VDF(T) = 1.6V to	o 6.0V	0.7	-	10.0	v	•
Output	Output Current		N-ch, V <sub>DS</sub> = 0.5V	V <sub>IN</sub> =0.7V	0.10	0.80	-		3
•	/oltage)		N-Cn, $V_{DS} = 0.5V$ -	V <sub>IN</sub> =1.0V	0.85	2.70	-		5
	(ollage)		CMOS, P-ch, V <sub>DS</sub> =2.1V	V <sub>IN</sub> =6.0V	-	-7.5	-1.5		4
			N-ch, V <sub>DS</sub> = 0.5V	V <sub>IN</sub> =1.0V	1.0	2.2	-	mA	
		I <sub>OUT</sub>		V <sub>IN</sub> =2.0V	3.0	7.7	-		
Output	Current			V <sub>IN</sub> =3.0V	5.0	10.1	-		3
	d Voltage)			V <sub>IN</sub> =4.0V	6.0	11.5	-		
(010110011	a renage,		-	V <sub>IN</sub> =5.0V	7.0	13.0	-		
			CMOS, P-ch, V <sub>DS</sub> =2.1V	V <sub>IN</sub> =8.0V	-	-10.0	-2.0		4
Leakage	CMOS Output (Pch)	I <sub>LEAK</sub>	V <sub>IN</sub> =V <sub>DF</sub> x0.9, V <sub>OUT</sub> =0V V <sub>IN</sub> =6.0V, V <sub>OUT</sub> =6.0V <sup>*1</sup> V <sub>IN</sub> =10.0V, V <sub>OUT</sub> =10.0V <sup>*2</sup>		-	-10	-	nA	3
Current	N-ch Open Drain	1			-	10	100		
	erature steristics	$\frac{\Delta V_{DF}}{(\Delta Topr \cdot V_{DF})}$	$-40^{\circ}C \leq Topr \leq 85^{\circ}C$		-	±100	-	ppm/ °C	1
	/ Time ∪⊤ inversion)	t <sub>DLY</sub>	V <sub>DR</sub> →Vou⊤ inversion		-	0.03	0.2	ms	5

#### NOTE:

\*1 : Low Voltage (V\_{DF(T)}=0.8 V ~1.5V)

\*2 : Standard Voltage (V\_{DF(T)}=1.6 V ~6.0 V)


 $V_{DF(T)}$ : Nominal detect voltage Release Voltage:  $V_{DR} = V_{DF} + V_{HYS}$ 

#### OPERATIONAL EXPLANATION

#### CMOS output

- 1 When input voltage (VIN) is higher than detect voltage (VDF), output voltage (VOUT) will be equal to VIN.
- (A condition of high impedance exists with N-ch open drain output configurations.)
- ② When input voltage (VIN) falls below detect voltage (VDF), output voltage (VOUT) will be equal to the ground voltage (Vss) level.
- (3) When input voltage (VIN) falls to a level below that of the minimum operating voltage (VMIN), output will become unstable. (As for the N-ch open drain product of XC61CN, the pull-up voltage goes out at the output voltage.)
- When input voltage (VIN) rises above the ground voltage (VSS) level, output will be unstable at levels below the minimum operating voltage (VMIN). Between the VMIN and detect release voltage (VDR) levels, the ground voltage (VSS) level will be maintained.
- (5) When input voltage (VIN) rises above detect release voltage (VDR), output voltage (VOUT) will be equal to VIN. (A condition of high impedance exists with N-ch open drain output configurations.)
- 6 The difference between VDR and VDF represents the hysteresis range.

#### Timing Chart



Vss

777

Figure 1: Circuit using an input resistor

Vou

RIN

C

77

VIN

#### ■NOTES ON USE

- 1. Please use this IC within the stated absolute maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2. When a resistor is connected between the V<sub>IN</sub> pin and the power supply with CMOS output configurations, oscillation may occur as a result of voltage drops at R<sub>IN</sub> if load current (IouT) exists. (refer to the Oscillation Description (1) below)
- 3. When a resistor is connected between the V<sub>IN</sub> pin and the power supply with CMOS output configurations, irrespective of N-ch open-drain output configurations, oscillation may occur as a result of through current at the time of voltage release even If load current (IouT) does not exist. (refer to the Oscillation Description (2) below )
- 4. Please use N-ch open drain output configuration, when a resistor R<sub>IN</sub> is connected between the V<sub>IN</sub> pin and power source. In such cases, please ensure that R<sub>IN</sub> is less than  $10k\Omega$  and that C is more than  $0.1 \mu$  F, please test with the actual device. (refer to the Oscillation Description (1) below)
- 5. With a resistor R<sub>IN</sub> connected between the V<sub>IN</sub> pin and the power supply, the V<sub>IN</sub> pin voltage will be getting lower than the power supply voltage as a result of the IC's supply current flowing through the V<sub>IN</sub> pin.
- 6. In order to stabilize the IC's operations, please ensure that V<sub>IN</sub> pin input frequency's rise and fall times are more than 2  $\mu$  s/V.

Power supply

777

7. Torex places an importance on improving our products and its reliability. However, by any possibility, we would request user fail-safe design and post-aging treatment on system or equipment.

#### Oscillation Description


(1) Load current oscillation with the CMOS output configuration

When the voltage applied at power supply, release operations commence and the detector's output voltage increases. Load current (IOUT) will flow at RL. Because a voltage drop (RIN x IOUT) is produced at the RIN resistor, located between the power supply and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.

Oscillation may occur with this "release - detect - release" repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

(2) Oscillation as a result of through current Since the XC61G series are CMOS IC s, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur as a result of drops in voltage at the through current's resistor (RIN) during release voltage operations. (refer to Figure 3) Since hysteresis exists during detect operations, oscillation is unlikely to occur.




TOIREX


5/16

#### ■TEST CIRCUITS

Circuit 1










Circuit 3

Circuit 4






Circuit 5



\* 1 : The resistor is not necessary with CMOS output products.


## ■TYPICAL PERFORMANCE CHARACTERISTICS

#### Low Voltage





Note: Unless otherwise stated, the N-ch open drain pull-up resistance value is  $100 k \Omega$ .

#### ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



## ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)





XC61GC4502 (4.5V)

25°C

6

4

Input Voltage: VIN (V)

Ta=85°C

8

40°C

10

3.5

3.0

2.5

2.0

1.5


1.0

0.5 0


0


2

Supply Current: Iss ( µ A)



(2) Detect, Release Voltage vs. Ambient Temperature









## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

Standard Voltage (Continued)



Note: Unless otherwise stated, the N-ch open drain pull-up resistance value is  $100 k\,\Omega$  .





(4) N-ch Driver Output Current vs. VDs

#### ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


#### Standard Voltage (Continued)








(5) N-ch Driver Output Current vs. Input Voltage






TOIREX 11/16

### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

#### Standard Voltage (Continued)


(6) P-ch Driver Output Current vs. Input Voltage



### ■ PACKAGING INFORMATION

OUSP-3


(unit : mm)




### ■ PACKAGING INFORMATION (Continued)

OUSP-3

Reference Pattern Layout Dimension




Reference metal mask design



#### ■MARKING RULE

OUSP-3



#### ① represents integer of output voltage and detect voltage

CMOS Output (XC61GC series)

MARK	VOLTAGE (V)
A	0.X
В	1.X
С	2.X
D	3.X
E	4.X
F	5.X
Н	6.X

N-ch Open Drain Output (XC61GN series)

MARK	VOLTAGE (V)
K	0.X
L	1.X
М	2.X
N	3.X
Р	4.X
R	5.X
S	6.X

#### 2 represents decimal number of detect voltage

Ex:

MARK	VOLTAGE (V)	PRODUCT SERIES
3	X.3	XC61G**3
0	X.0	XC61G**0

③ represents delay time

MARK	Delay Time	PRODUCT SERIES
3	No	XC61G***0

(4) represents production lot number
 0 to 9,A to Z reverse character 0 to 9, A to Z repeated
 (G, I, J, O, Q, W excluded)

equipment thereof.)

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
- 4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
  (e.g. Atomic energy; aerospace; transport; combustion and associated safety
- Please use the products listed in this datasheet within the specified ranges.
   Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

#### TOREX SEMICONDUCTOR LTD.



单击下面可查看定价,库存,交付和生命周期等信息

>>Torex Semiconductor(特瑞仕)