18V Operation 0.5A Synchronous Step-Down DC/DC Converters

ETR05047-004

■GENERAL DESCRIPTION

The XC9263/64 series are 18V operation synchronous step-down DC/DC converter ICs with a built-in high-side / low-side driver transistor. The XC9263/64 series has operating voltage range of $3.0V \sim 18.0V$ and it can support 500mA as an output current with high-efficiency. Compatible with Low ESR capacitors such as ceramic capacitors for the load capacitor (C_L).

0.75V reference voltage source is incorporated in the IC, and the output voltage can be set to a value from 1.0V to 15.0V using external resistors (R_{FB1}, R_{FB2}).

500kHz or 1.2MHz or 2.2MHz can be selected for the switching frequency. In PWM/PFM automatic switchover control, IC can change the control method between PWM and PFM based on the output current requirement and as a result IC can achieve high efficiency over the full load range.

XC9263/64 has a fixed internal soft start time which is 1.0ms (TYP.), additionally the time can be extended by using an external resistor and capacitor.

With the built-in UVLO function, the driver transistor is forced OFF when input voltage goes down to 2.7V or lower.

The output state can be monitored using the power good function.

Over current protection and thermal shutdown are embedded and they secure a safety operation.

APPLICATIONS

- Hot water supply system
- Recorders, Camcorders
- Refrigerators, Air-conditioners
- Low Power Systems

FEATURES

Input Voltage Range FB Voltage Oscillation Frequency Output Current Control Methods

Soft-start Time Protection Circuits


Output Capacitor

Environmentally Friendly

Package

- 3~18V (Absolute Max 20V)
- : 0.75V±1.5%
- 500kHz, 1.2MHz, 2.2MHz
- : 500mA
- PWM/PFM Auto
 Efficiency 85%@12V→5V, 1mA
 PWM control
- : Adjustable by RC
- : Over Current Protection Automatic Recovery (XC9263B/XC9264B) Integral Latch Method (XC9263A/XC9264A) Thermal Shutdown
- : Ceramic Capacitor
- : SOT-25 (no Power good) USP-6C(With Power Good)
 - EU RoHS Compliant, Pb Free

■ TYPICAL APPLICATION CIRCUIT




■TYPICAL PERFORMANCE

CHARACTERISTICS

XC9264x75C (V_{IN}=12V, V_{OUT}=5V, fOSC=1200kHz)


L=4.7 μ H(CLF6045NIT-4R7), C_{IN}=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)



XC9263/XC9264 Series

BLOCK DIAGRAM

XC9263/64Series



*Diodes inside the circuit are an ESD protection diodes and a parasitic diodes.

■ PRODUCT CLASSIFICATION

Ordering Information

XC9263(1)(2)(3)(4)(5)(6)-(7)(*1) PWM control XC9264(1)(2)(3)(4)(5)(6)-(7)(*1) PWM/PFM Auto

^								
	DESIGNATOR	ITEM	SYMBOL	DESCRIPTION				
ĺ	1	Tupo	А	Refer to Selection Guide				
	\bigcirc	Туре	В	Relef to Selection Guide				
	23	FB Voltage	75	Output voltage can be adjusted in 1V to 15V				
				500kHz				
	4	Oscillation Frequency	С	1.2MHz				
			D	2.2MHz				
	56-7	Poekagee (Order Lipit)	MR-G ^(*1)	SOT-25 (3,000pcs/Reel)				
	30-1	Packages (Order Unit)	ER-G ^(*1)	USP-6C (3,000pcs/Reel)				
/+-								

⁽¹⁾ The "-G" suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.


Selection Guide

FUNCTION	א די A	YPE	B TYPE		
FUNCTION	SOT-25	USP-6C	SOT-25	USP-6C	
Chip Enable	Yes	Yes	Yes	Yes	
UVLO	Yes	Yes	Yes	Yes	
Thermal Shutdown	Yes	Yes	Yes	Yes	
Soft Start	Yes	Yes	Yes	Yes	
Power-Good	-	Yes	-	Yes	
Current Limitter (Automatic Recovery)	-	-	Yes	Yes	
Current Limitter (Latch Protection ^(*2))	Yes	Yes	-	-	

(*2) The over-current protection latch is an integral latch type.

XC9263/XC9264 Series

■ PIN CONFIGURATION



* The dissipation pad for the USP-6C package should be solder-plated in recommended mount pattern and metal masking so as to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to the GND (No. 2) pin.

■ PIN ASSIGNMENT

PIN NU	JMBER	PIN NAME	FUNCTION
SOT-25	USP-6C		FUNCTION
1	6	V _{IN}	Power Input
3	5	EN/SS	Enable Soft-start
-	4	PG	Power good Output
4	3	FB	Output Voltage Sense
2	2	GND	Ground
5	5 1		Switching Output

■ FUNCTION CHART

PIN NAME	NAME SIGNAL STATUS			
	L	Stand-by		
EN/SS	Н	Active		
	OPEN	Undefined State ^(*1)		

(*1) Please do not leave the EN/SS pin open. Each should have a certain voltage.

PIN NAME	CON	CONDITION		
		VFB > VPGDET		H (High impedance)
		$V_{FB} \leq V_{PGDET}$	L (Low impedance)	
PG	PG EN/SS = H TI	Thermal Shutdown	L (Low impedance)	
		UVLO (VIN < V _{UVLO1})	Undefined State	
		Stand-by	L (Low impedance)	

■ABSOLUTE MAXIMUM RATINGS

			Ta	=25°C	
PARAMETER V _{IN} Pin Voltage EN/SS Pin Voltage		SYMBOL	RATINGS	UNITS	
		VIN	-0.3 ~ +20	V	
		V _{EN/SS}	-0.3 ~ +20	V	
FB Pin	Voltage	Vfb	-0.3 ~ +6.2	V	
PG Pin V	′oltage ^(*1)	V _{PG}	-0.3 ~ +6.2	V	
PG Pin C	Current ^(*1)	IPG	8	mA	
Lx Pin Voltage Lx Pin Current		V _{Lx}	-0.3 ~ V _{IN} +0.3 or +20 $^{(*2)}$	V	
		I _{Lx}	1800	mA	
			250		
	SOT-25		600(40mm x 40mm Standard board) (*3)		
Power			760 (JESD51-7 Board) (*3)		
Dissipation		Pd -	120	mW	
	USP-6C		1000(40mm x 40mm Standard board) (*3)		
			1250 (JESD51-7 Board) (*3)		
Operating Ambient Temperature		Topr	-40 ~ +105	°C	
Storage Te	emperature	Tstg	-55 ~ +125	°C	

 * All voltages are described based on the GND pin.

(*1) For the USP-6C Package only.

 $^{(^{\ast}2)}$ The maximum value should be either V_IN+0.3 or 20 in the lowest.

(^{'3)} The power dissipation figure shown is PCB mounted and is for reference only.

The mounting condition is please refer to PACKAGING INFORMATION.

■ ELECTRICAL CHARACTERISTICS

XC9263/XC9264								Ta=25°0
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT	CIRCUIT
FB Voltage	V_{FB}	$\begin{array}{l} V_{FB}{=}0.739V \rightarrow 0.761V \\ \\ V_{FB} \mbox{ Voltage when Lx pin oscillates} \end{array}$		0.739	0.750	0.761	V	2
Output Voltage Setting Range(*1)	VOUTSET	-		1	-	15	V	-
Operating Voltage Range	V _{IN}	-		3	-	18	V	-
		/ _{IN} :2.8V→2.6V、V _{FB} =0.675V						
UVLO Detect Voltage	V_{UVLO1}	V _{IN} Voltage when Lx pin voltage chan "H" level to "L" level	ges from	2.60	2.70	2.80	V	2
		V _{IN} :2.7V→2.9V、V _{FB} =0.675V						
UVLO Release Voltage	$V_{\rm UVLO2}$	V _{IN} Voltage when Lx pin voltage chan "L" level to "H" level	ges from	2.70	2.80	2.90	V	2
			XC9264x755	-	11.5	16.5	μA	4
Quiescent Current	١ _q	V _{FB} =0.825V	XC9264x75C	-	12.5	17.5	μA	4
			XC9264x75D	-	13.5	18.5	μA	4
Stand-by Current	I _{STB}	V _{EN/SS} =0V		-	1.65	2.5	μA	5
,			XC926xx755	458	500	542	' kHz	1
Oscillation Frequency	fosc	Connected to external components,	XC926xx75C	1098	1200	1302	kHz	1
	.030	I _{OUT} =100mA	XC926xx75D	2013	2200	2387	kHz	1
Minimum Duty Cycle	D _{MIN}	V _{FB} =0.825V		-	-	0	%	2
Maximum Duty Cycle	D _{MAX}	V _{FB} =0.675V		100	-	-	%	2
			USP-6C	-	0.95	1.10	Ω	2
Lx SW "H" On Resistance	R _{LxH}	V _{FB} =0.675V、I _{LX} =200mA	SOT-25	-	0.99	1.14	Ω	2
			USP-6C	-	0.69(*2)	-	Ω	2
Lx SW "L" On Resistance	R _{LxL}	V _{FB} =0.825V、I _{LX} =200mA	SOT-25	-	0.73(*2)	-	Ω	2
			XC9264x755	-	380	-	mA	
PFM Switch Current	I _{PFM}	Connected to external components,	XC9264x75C	-	420	-	mA	(1)
		I _{OUT} =1mA	л=1mA XC9264x75D	-	370	-	mA	Ũ
High-side Current Limit (*3)	I _{LIMH}	V _{FB} =0.675V		920	1100	_	mA	2
Latch Time	t _{LAT}	Type A only, Connected to external c $V_{FB}=0V$	omponents、	0.5	1.0	1.7	ms	6
Internal Soft-Start Time	t _{SS1}	$V_{EN/SS}$ =0V \rightarrow 12V, V_{FB} =0.675V Time until Lx pin oscillates		0.5	1.0	1.7	ms	2
External Soft-Start Time	t _{SS2}	$V_{EN/SS}$ =0V \rightarrow 12V, V_{FB} =0.675V R_{SS} =430K Ω , C_{SS} =0.47 μ F Time until Lx pin oscillates		17	26	35	ms	3
PG Detect Voltage ^(*4)	V _{PGDET}	V_{FB} =0.712V \rightarrow 0.638V, R_{PG} :100k Ω pull-up to 5V V_{FB} Voltage when PG pin voltage changes from "H" level to "L" level		0.638	0.675	0.712	v	2
PG Output Voltage ^(*4)	V_{PG}	V _{FB} =0.6V、I _{PG} =1mA		-	-	0.3	V	2
Efficiency (*5)	EFFI	Connected to external components, V _{OUT} =5V, I _{OUT} =1mA		-	85	-	%	1
FB Voltage Temperature Characteristics	ΔV _{FB} / (ΔTopr•V _{FB})	-40°C≦Ta≦105°C		-	±100	-	ppm/°C	2

Test Condition: Unless otherwise stated, V_{IN} =12V, $V_{EN/SS}$ =12V

^(*1): Please use within the range of $V_{OUT}/V_{IN} \ge 0.12$ (fosc=500kHz), $V_{OUT}/V_{IN} \ge 0.14$ (fosc=1.2MHz), $V_{OUT}/V_{IN} \ge 0.17$ (fosc=2.2MHz)

^('2): Design reference value. This parameter is provided only for reference.

(*3): Current limit denotes the level of detection at peak of coil current.

(^{'4)}: For the USP-6C Package only. (^{'5)}: EFFI = {(output voltage) x (output current)} / {(input voltage) x (input current)} x 100

■ ELECTRICAL CHARACTERISTICS (Continued)

XC9263/XC9264


XC9263/XC9264 Ta=25°C							
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	CIRCUIT
FB 'H' Current	I _{FBH}	$V_{IN}=V_{EN/SS}=18V$, $V_{FB}=3.0V$	-0.1	-	0.1	μA	4
FB 'L' Current	I _{FBL}	V _{IN} =V _{EN/SS} =18V, V _{FB} =0V	-0.1	-	0.1	μA	4
EN/SS 'H' Current	I _{EN/SSH}	$V_{IN}=V_{EN/SS}=18V$, $V_{FB}=0.825V$	-	0.1	0.3	μA	4
EN/SS 'L' Current	I _{EN/SSL}	V _{IN} =18V, V _{EN/SS} =0V, V _{FB} =0.825V	-0.1	-	0.1	μA	4
EN/SS 'H' Voltage	V _{EN/SSH}	$V_{EN/SS}$ =0.3V \rightarrow 2.5V, V_{FB} =0.71V $V_{EN/SS}$ Voltage when Lx pin voltage changes from "L" level to "H"	2.5	-	18	V	2
EN/SS 'L' Voltage	V _{EN/SSL}	$V_{EN/SS}$ =2.5V \rightarrow 0.3V, V_{FB} =0.71V $V_{EN/SS}$ Voltage when Lx pin voltage changes from "H" level to "L"	-	-	0.3	V	2
Thermal Shutdown Temperature	T_{TSD}	Junction Temperature	-	150	-	°C	_
Hysteresis Width	T _{HYS}	Junction Temperature	-	25	-	°C	-

Test Condition: Unless otherwise stated, V_{IN} =12V, $V_{EN/SS}$ =12V


XC9263/XC9264 Series

■TEST CIRCUITS


CIRCUIT



CIRCUIT2




CIRCUIT(3)




* PG Pin is USP-6C Package only.

■TEST CIRCUITS (Continued)


CIRCUIT(4)



CIRCUIT(5)








* PG Pin is USP-6C Package only.

XC9263/XC9264 Series

■TYPICAL APPLICATION CIRCUIT



[Typical Examples]

	Oscillation Frequency	MANUFACTU RER	PRODUCT NUMBER	VALUE
		TDK	CLF6045NIT-100M	
	500kHz	Taiyo Yuden	NRS5040T100MMGJ	10µH
		Tokyo Coil	SHP0530P-F100AP	
		TDK	CLF6045NIT-4R7N	
	1.2MHz	TDK	VLS252012CX-4R7M-1	4 7.14
L		Taiyo Yuden	NRS5024T4R7MMGJ	4.7µH
		Tokyo Coil	SHP0530P-F4R7AP	
	2.2MHz TDK Taiyo Yude	TDK	CLF6045NIT-2R2N	
		TDK	VLS252012CX-2R2M-1	2 2014
		Taiyo Yuden	NRS4018T2R2MDGJ	2.2µH
		Tokyo Coil	SHP0420P-F2R2NAP	
CIN	500kHz, 1.2MHz, 2.2MHz	Murata	GRM188R61H225KE11	2.2µF / 50V
0	500kHz	Murata	GRM21BZ71E106KE15	10µF / 25V 2parallel
C∟	1.2MHz, 2.2MHz	Murata	GRM188R61E106MA73	10µF / 25V 2parallel

<Output voltage setting>

The output voltage can be set by adding an external dividing resistor.

The output voltage is determined by the equation below based on the values of RFB1 and RFB2.

$$\label{eq:Vout} \begin{split} V_{\text{OUT}} = & V_{\text{FB}} \textbf{x} (R_{\text{FB1}} + R_{\text{FB2}}) / R_{\text{FB2}} \\ & \text{With } R_{\text{FB1}} + R_{\text{FB2}} {\leq} 1 M \Omega \end{split}$$

<CFB setting>

Adjust the value of the phase compensation speed-up capacitor C_{FB} using the equation below.

$$C_{FB} = \frac{1}{2\pi \times fzfb \times R_{FB1}}$$

* When fosc=500kHz or 1.2MHz, a target value for fzfb of about

$$\frac{1}{2\pi\sqrt{C_L \times L}}$$

is optimum.

* When fosc=2.2MHz, a target value for fzfb of about 5kHz is optimum.

[Setting Example]

To set output voltage to 5V with fosc=500kHz, C_L =20µF, L=10µH

When R_{FB1}=680k Ω , R_{FB2}=120k Ω , V_{OUT}=0.75V×(680k Ω +120k Ω) / 120k Ω =5.0V And fzfb is set to a target of 11.25kHz using the above equation, C_{FB}=1/(2× π ×11.25kHz×680k Ω)=20.8pF

* The setting range for the output voltage is 1.0V to 15.0V.

The condition $V_{OUT}/V_{IN} \ge 0.12$ (fosc=500kHz), $V_{OUT}/V_{IN} \ge 0.14$ (fosc=1.2MHz), $V_{OUT}/V_{IN} \ge 0.17$ (fosc=2.2MHz) must be satisfied.

■TYPICAL APPLICATION CIRCUIT (Continued)

<Soft-start Time Setting>


The soft-start time can be adjusted by adding a capacitor and a resistor to the EN/SS pin. Soft-start time(t_{ss2}) is approximated by the equation below according to values of $V_{EN/SS}$, Rss, and Css.

 $t_{ss2}\text{=}C_{ss}\text{x}R_{ss}\text{x}(\text{-}In((V_{EN/SS}\text{-}1.45)/V_{EN/SS})))$

[Setting Example]

When $C_{SS}=0.47\mu$ F, $R_{SS}=430$ k Ω and $V_{EN/SS}=12$ V, $t_{SS2}=0.47$ x 10^{-6} x 430 x 10^{3} x (-ln((12-1.45)/12))=26ms (Approx.)

*The soft-start time is the time from the start of V_{EN/SS} until the output voltage reaches 90% of the set voltage. If the EN/SS pin voltage rises steeply without connecting C_{SS} and R_{SS} (R_{SS}=0 Ω), Output rises with taking the soft-start time of t_{ss1}=1.0ms (TYP.) which is fixed internally.




■OPERATIONAL EXPLANATION

The XC9263/64 series consists internally of a reference voltage supply with soft-start function, error amp, PWM comparator, ramp wave circuit, oscillator (OSC) circuit, phase compensation (Current feedback) circuit, current limiting circuit, current limiting PFM circuit, High-side driver Tr., Low-side driver Tr., buffer drive circuit, internal power supply (LocalReg) circuit, under-voltage lockout (UVLO) circuit, gate clamp (CLAMP) circuit, thermal shutdown (TSD) circuit, power good comparator, control block and other elements.

The voltage feedback from the FB pin is compared to the internal reference voltage by the error amp, the output from the error amp is phase compensated, and the signal is input to the PWM comparator to determine the ON time of switching during PWM operation. The output signal from the error amp is compared to the ramp wave by the PWM comparator, and the output is sent to the buffer drive circuit and output from the LX pin as the duty width of switching. This operation is performed continuously to stabilize the output voltage.

The driver transistor current is monitored at each switching by the phase compensation (Current feedback) circuit, and the output signal from the error amp is modulated as a multi-feedback signal. This allows a stable feedback system to be obtained even when a low ESR capacitor such as a ceramic capacitor is used, and this stabilizes the output voltage.



*Diodes inside the circuit are an ESD protection diodes and a parasitic diodes.

<Reference voltage source>

The reference voltage source provides the reference voltage to ensure stable output voltage of the DC/DC converter.

<Oscillator circuit>

The ramp wave circuit determines switching frequency. 500kHz or 1.2MHz or 2.2MHz is available for the switching frequency. Clock pulses generated in this circuit are used to produce ramp waveforms needed for PWM operation.

<Error amplifier>

The error amplifier is designed to monitor output voltage. The amplifier compares the reference voltage with the feedback voltage divided by the internal voltage divider, RFB1 and RFB2. When a voltage is lower than the reference voltage, then the voltage is fed back, the output voltage of the error amplifier increases. The error amplifier output is fixed internally to deliver an optimized signal to the mixer.

12/29

■ OPERATIONAL EXPLANATION (Continued)

<Current limiting>

The current limiting circuit of the XC9263/64 series monitors the current that flows through the High-side driver transistor and Low-side driver transistor, and when over-current is detected, the current limiting function activates.

1)High-side driver Tr. current limiting

The current in the High-side driver Tr. is detected to equivalently monitor the peak value of the coil current. The High-side driver Tr. current limiting function forcibly turns off the High-side driver Tr. when the peak value of the coil current reaches the High-side driver current limit value I_{LIMH}. When the over-current state is released, normal operation resumes.

②Low-side driver Tr. current limiting

The current in the Low-side driver Tr. is detected to equivalently monitor the bottom value of the coil current. The Low-side driver Tr. current limiting function prohibits the High-side driver Tr. from turning on in an over-current state where the bottom value of the coil current is higher than the Low-side driver Tr. current limit value ILIML(TYP. 0.9A). Control to lower the switching frequency fosc is also performed. When the over-current state is released, normal operation resumes.


③ Over-current latch (Type A)

Type A turns off the High-side and Low-side driver Tr. when state ① or ② continues for t_{LAT} (TYP. 1.0ms). The L_X pin is latch-stopped at the GND level (0V).

The latch-stopped state only stops the pulse output from the Lx pin; the internal circuitry of the IC continues to operate. To restart after latch-stopping, L level and then H level must be input into the EN/SS pin, or VIN pin re-input must be performed (after lowering the voltage below the UVLO detection voltage) to resume operation by soft start.

The over-current latch function may occasionally be released from the current limit detection state by the effects of ambient noise, and it may also happen that the latch time becomes longer or latching does not take place due to board conditions. For this reason, place the input capacitor as close as possible to the IC.

Type B is an automatic recovery type that performs the operation of ① or ② until the over-current state is released.



Current limiting timing chart

XC9263/XC9264 Series

■ OPERATIONAL EXPLANATION (Continued)

<Soft-start function>

The reference voltage applied to the error amplifier is restricted by the start-up voltage of the EN/SS pin. This ensures that the error amplifier operates with its two inputs in balance, thereby preventing ON-time signal from becoming longer than necessary. Therefore, start-up time of the EN/SS pin becomes the set-time of soft-start. The soft-start time can be adjusted by adding a capacitor and a resistor to the EN/SS pin.

If the EN/SS pin voltage rises steeply without connecting C_{SS} and R_{SS} ($R_{SS}=0\Omega$), Output rises with taking the soft-start time of $t_{ss1}=1.0ms$ (TYP.) which is fixed internally.

The soft-start function operates when the voltage at the EN/SS pin is between 0.3V to 2.5V. If the voltage at the EN/SS pin does not start from 0V but from a middle level voltage when the power is switched on, the soft-start function will become ineffective and the possibilities of large inrush currents and ripple voltages occurring will be increased.

<Thermal shutdown>

The thermal shutdown (TSD) as an over current limit is built in the XC9263/64 series.

When the junction temperature reaches the detection temperature, the driver transistor is forcibly turned off. When the junction temperature falls

to the release temperature while in the output stop state, restart takes place by soft-start.

<UVLO>

When the V_{IN} pin voltage falls below V_{UVLO1} (TYP. 2.7V), the driver transistor is forcibly turned off to prevent false pulse output due to instable operation of the internal circuits. When the V_{IN} pin voltage rises above V_{UVLO2} (TYP. 2.8V), the UVLO function is released, the soft-start function activates, and output start operation begins. Stopping by UVLO is not shutdown; only pulse output is stopped and the internal circuits continue to operate.

<Power good>

On USP-6C Package, the output state can be monitored using the power good function.

CON	SIGNAL	
	Vfb > Vpgdet	H (High impedance)
	$V_{FB} \leq V_{PGDET}$	L (Low impedance)
EN/SS = H	Thermal Shutdown	L (Low impedance)
	UVLO (VIN < V _{UVL01})	Undefined State
EN/SS = L	Stand-by	L (Low impedance)

The PG pin is an Nch open drain output, therefore a pull-up resistance (approx. $100k\Omega$) must be connected to the PG pin. When not using the power good function, connect the PG terminal to GND or use it open.

■NOTE ON USE

1) For the phenomenon of temporal and transitional voltage decrease or voltage increase, the IC may be damaged or deteriorated if IC is used beyond the absolute MAX. specifications.

- 2) Make sure that the absolute maximum ratings of the external components and of this IC are not exceeded.
- 3) The DC/DC converter characteristics depend greatly on the externally connected components as well as on the characteristics of this IC, so refer to the specifications and standard circuit examples of each component when carefully considering which components to select.

Be especially careful of the capacitor characteristics and use B characteristics (JIS standard) or X7R, X5R (EIA standard) ceramic capacitors.

The capacitance decrease caused by the bias voltage may become remarkable depending on the external size of the capacitor.

- 4) If there is a large dropout voltage, then there might be pulse-skip during light loads even with PWM control.
- 5) The DC/DC converter of this IC uses a current-limiting circuit to monitor the coil peak current. If the potential dropout voltage is large or the load current is large, the peak current will increase, which makes it easier for current limitation to be applied which in turn could cause the operation to become unstable. When the peak current becomes large, adjust the coil inductance and sufficiently check the operation.

The following formula is used to show the peak current.

Peak Current: Ipk = (V_{IN} - V_{OUT}) × OnDuty / (2 × L × fosc) + I_{OUT}

L: Coil Inductance [H] fosc: Oscillation Frequency [Hz] lout: Load Current [A]

- 6) If there is a large dropout voltage, a circuit delay could create the ramp-up of coil current with staircase waveform exceeding the current limit.
- The ripple voltage could be increased when switching from discontinuous conduction mode to Continuous conduction mode.

Please evaluate IC well on customer's PCB.


- 8) The operation of the IC becomes unstable below the minimum operating voltage.
- 9) If the voltage at the EN/SS Pin does not start from 0V but it is at the midpoint potential when the power is switched on, the soft start function may not work properly and it may cause the larger inrush current and bigger ripple voltages.
- 10) The effects of ambient noise and the state of the circuit board may cause release from the current limiting state, and the latch time may lengthen or latch operation may not take place. Please evaluate IC well on customer's PCB.
- 11) Instructions of pattern layouts

The operation may become unstable due to noise and/or phase lag from the output current when the wire impedance is high, please place the input capacitor(C_{IN}) and the output capacitor (C_L) as close to the IC as possible.


- (1) In order to stabilize V_{IN} voltage level, we recommend that a by-pass capacitor (C_{IN}) be connected as close as possible to the V_{IN} and GND pins.
- (2) Please mount each external component as close to the IC as possible.
- (3) Wire external components as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance.
- (4) Make sure that the GND traces are as thick as possible, as variations in ground potential caused by high ground currents at the time of switching may result in instability of the IC.
- (5) Please note that internal driver transistors bring on heat because of the load current and ON resistance of High-side driver transistor, Low-side driver transistor


■NOTE ON USE (Continued)

<Reference Pattern Layout>



USP-6C(Front)






12) Torex places an importance on improving our products and their reliability. We request that users incorporate fail-safe designs and post-aging protection treatment when using Torex products in their systems.

■TYPICAL PERFORMANCE CHARACTERISTICS


(1) Efficiency vs. Output current

XC9263x755/XC9264x755 $(V_{IN}=12V, V_{OUT}=3.3V, f_{OSC}=500kHz)$




CL=10 µ F×2 (GRM21BZ71E106KE15)






XC9263x75D/XC9264x75D (VIN=12V, VOUT=3.3V, fosc=2200kHz)


L=2.2 µ H(CLF6045NIT-2R2), C_N=2.2 µ F(GRM188R61H225KE11), C_L=10 μ F × 2 (GRM188R61E106MA73)



XC9263x755/XC9264x755 (V_{IN}=12V, V_{OUT}=5V, f_{OSC}=500kHz)




XC9263x75C/XC9264x75C (V_N=12V, V_{OUT}=5V, f_{OSC}=1200kHz)



XC9263x75D/XC9264x75D (V_{IN}=12V, V_{OUT}=5V, f_{OSC}=2200 kHz)


L=2.2 µ H(CLF6045NIT-2R2), C_{IN}=2.2 µ F(GRM188R61H225KE11), CL=10 µ F×2 (GRM188R61E106MA73)




(2) Output Voltage vs. Output Current


XC9263x755/XC9264x755


 $(V_{IN}=12V, V_{OUT}=3.3V, f_{OSC}=500kHz)$




















XC9263x755/XC9264x755(V_{IN}=12V, V_{OUT}=5V, f_{OSC}=500kHz)



XC9263x75C/XC9264x75C


 $(V_{IN}=12V, V_{OUT}=5V, f_{OSC}=1200 kHz)$






XC9263x75D/XC9264x75D (V_{IN}=12V, V_{OUT}=5V, f_{osc}=2200kHz)


L=2.2 μ H(CLF6045NIT-2R2), C_{IN}=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)





(3) Ripple Voltage vs. Output Current

 $\begin{array}{l} XC9263x755/XC9264x755 \\ (V_{I\!N}\!\!=\!\!12V, \ V_{\text{OUT}}\!\!=\!\!5V, \ f_{\text{OSC}}\!\!=\!\!500kHz) \end{array}$

















XC9263x75C/XC9264x75C (V_{IN}=12V, V_{OUT}=5V, f_{OSC}=1200kHz)


L=4.7 μ H(CLF6045NIT-4R7), C_N=2.2 μ F(GRM188R61H225KE11),







XC9263/XC9264


















(8) Lx SW ON Resistance vs. Ambient Temperature









(10) Internal Soft-Start Time vs. Ambient Temperature







(11) External Soft-Start Time vs. Ambient Temperature




TOIREX 21/29

(12) PFM Current vs. Ambient Temperature







(13) PG Detect Voltage vs. Ambient Temperature




XC9264x75C (V_{IN}=12V, V_{OUT}=5V, f_{OSC}=1200kHz)



(14) PG Output Voltage vs. Ambient Temperature



(15) EN/SS Voltage vs. Ambient Temperature






(16) Load Transient Response

XC9263x755、 f_{OSC} =500kHz V_{IN}=12V, V_{OUT}=5.0V, I_{OUT}=1mA \rightarrow 300mA

L=10 μ H(CLF6045NIT-100), C_N=2.2 μ F(GRM188R61H225KE11),



XC9264x755、f_{OSC}=500kHz V_{IN}=12V, V_{OUT}=5.0V, I_{OUT}=1mA→300mA

L=10 µ H(CLF6045NIT-100), C_N=2.2 µ F(GRM188R61H225KE11), C_L=10 µ F×2 (GRM21BZ71E106KE15)



 $\label{eq:constraint} \begin{array}{l} XC9263 x75C, \ f_{OSC} = 1200 kHz \\ V_{I\!N} = 12V, \ V_{OUT} = 5.0V, \ I_{OUT} = 1mA \rightarrow 300 mA \end{array}$

L=4.7 μ H(CLF6045NIT-4R7), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

	1.0ms/div
l _{ouτ} =1mA→300mA	
V _{OUT} : 500mV/div	

$\begin{array}{l} XC9263x75D, \ f_{OSC} = 2200 kHz \\ V_{\mathbb{N}} = 12V, \ V_{OUT} = 5.0V, \ I_{OUT} = 1mA {\rightarrow} 300mA \end{array}$

L=2.2 μ H(CLF6045NIT-2R2), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

		1.0ms/div
I _{ou⊤} =1mA→300mA		
V _{OUT} : 500mV/div	 	
v 001. 0001117/017		

 $\label{eq:constraint} \begin{array}{l} XC9264x75C, \ f_{OSC}{=}1200 kHz \\ V_{IN}{=}12V, \ V_{OUT}{=}5.0V, \ I_{OUT}{=}1mA{\rightarrow}300mA \end{array}$

L=4.7 μ H(CLF6045NIT-4R7), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

	1.0ms/div
l _{ouт} =1mA→300mA	
V _{OUT} : 500mV/div	

XC9264x75D, f_{OSC} =2200kHz V_{IN}=12V, V_{OUT}=5.0V, I_{OUT}=1mA \rightarrow 300mA


L=2.2 μ H(CLF6045NIT-2R2), C_{IN}=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

	1.0ms/div
l _{our} =1mA→300mA	
V _{OUT} : 500mV/div	~~~

(17) Input Transient Response

$\label{eq:constraint} \begin{array}{l} XC9263x755 \mbox{,} \ f_{OSC} \mbox{=} 500 \mbox{kHz} \\ V_{IN} \mbox{=} 12V \mbox{\rightarrow} 18V, \ V_{OUT} \mbox{=} 5V, \ I_{OUT} \mbox{=} 300 \mbox{mA} \end{array}$

L=10 μ H(CLF6045NIT-100), C_{IN}=2.2 μ F(GRM188R61H225KE11),



XC9264x755、f_{OSC}=500kHz V_{IN}=12V→18V, V_{OUT}=5V, I_{OUT}=300mA

L=10 μ H(CLF6045NIT-100), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM21BZ71E106KE15)



$\label{eq:constraint} \begin{array}{l} XC9263x75C, \ f_{OSC} = 1200 kHz \\ V_{\mathbb{N}} = 12V {\rightarrow} 18V, \ V_{OUT} = 5V, \ l_{OUT} = 300 mA \end{array}$

L=4.7 μ H(CLF6045NIT-4R7), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

	1.0ms/div
V _N =12V→18V	
V _{out} : 500mV/div	

XC9263x75D、f_{OSC}=2200kHz V_N=12V→18V, V_{OUT}=5V, I_{OUT}=300mA

L=2.2 μ H(CLF6045NIT-2R2), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

	1.0ms/div
V _N =12V→18V	
V _{our} : 500mV/div	

XC9264x75C、f_{OSC}=1200kHz V_{IN}=12V→18V, V_{OUT}=5V, I_{OUT}=300mA

L=4.7 μ H(CLF6045NIT-4R7), C_{IN}=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

	1.0ms/div
V _N =12V→18V	*****
V _{OUT} : 500mV/div	

$\begin{array}{l} XC9264x75D, \ f_{OSC}{=}2200 kHz \\ V_{I\!N}{=}12V{\rightarrow}18V, V_{OUT}{=}5V, \ l_{OUT}{=}300 mA \end{array}$


L=2.2 µ H(CLF6045NIT-2R2), C_N=2.2 µ F(GRM188R61H225KE11), C_L=10 µ F×2 (GRM188R61E106MA73)

	1.0µs/div
V _N =12V→18V	
V _{OUT} : 500mV/div	

(18) EN/SS Rising Response


$\label{eq:constraint} \begin{array}{l} XC9263x755 \mbox{,} \ f_{OSC}{=}500 \mbox{ Hz} \\ V_{I\!N}{=}\,12V, \ V_{CE}{=}0{\rightarrow}\,12V, \ V_{OUT}{=}5V, \ I_{OUT}{=}300 \mbox{ mA} \end{array}$

L=10 μ H(CLF6045NIT-100), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM21BZ71E106KE15)



XC9264x755、 f_{OSC} =500kHz V_N=12V, V_{CE}=0 \rightarrow 12V, V_{OUT}=5V, I_{OUT}=300mA

L=10 μ H(CLF6045NIT-100), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM21BZ71E106KE15)



XC9263x75C、f_{OSC}=1200kHz V_{IN}=12V, V_{CE}=0→12V, V_{OUT}=5V, I_{OUT}=300mA

L=4.7 μ H(CLF6045NIT-4R7), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

	200µs/div
EN∕SS=0V→12V	V _{out} : 2V/div

XC9264x75C, f_{OSC} =1200kHz V_N=12V, V_{CE}=0→12V, V_{OUT}=5V, I_{OUT}=300mA


L=4.7 μ H(CLF6045NIT-4R7), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)

	200µs/div
EN∕SS=0V→12V	V _{out} : 2V/div

XC9263x75D、f_{osc}=2200kHz


 $V_{\text{IN}}\text{=}12V,\,V_{\text{CE}}\text{=}0\text{\longrightarrow}12V,\,V_{\text{OUT}}\text{=}5V,\,I_{\text{OUT}}\text{=}300\text{mA}$

L=2.2 μ H(CLF6045NIT-2R2), C_N=2.2 μ F(GRM188R61H225KE11), C_L=10 μ F×2 (GRM188R61E106MA73)



XC9264x75D、f_{OSC}=2200kHz V_{IN}=12V, V_{CE}=0→12V, V_{OUT}=5V, I_{OUT}=300mA

L=2.2 μ H(CLF6045NIT-2R2), C $_{\mathbb{N}}$ =2.2 μ F(GRM188R61H225KE11), C $_{\mathbb{L}}$ =10 μ F×2 (GRM188R61E106MA73)



■ PACKAGING INFORMATION


For the latest package information go to, www.torexsemi.com/technical-support/packages


PACKAGE	OUTLIN / LAND PATTERN	THERMAL CHARACTERISTICS	
SOT 25	SOT-25 SOT-25 PKG	Standard Board	
501-25		JESD51-7 Board	SOT-25 Power Dissipation
	USP-6C USP-6C PKG Standard Board JESD51-7 Board	Standard Board	USP-6C Power Dissipation
USP-6C USP-6C PKG		JESD51-7 Board	USF-0C FOWER DIssipation

■MARKING RULE

●SOT-25 / USP-6C

(*) SOT-25 has a dot mark, which is printed under MARK 1 (refer to drawings below).





(123) represents products series, products type, Oscillation Frequency

	MARK		SERIES	TYPE	OSCILLATION	PRODUCT SERIES
1	2	3	OEIGEO		FREQUENCY	TROBOOT GERIEG
1	1	А	XC9263	А	5	XC9263A755xx-G
1	1	В	XC9263	А	С	XC9263A75Cxx-G
1	1	С	XC9263	А	D	XC9263A75Dxx-G
1	1	D	XC9263	В	5	XC9263B755xx-G
1	1	Е	XC9263	В	С	XC9263B75Cxx-G
1	1	F	XC9263	В	D	XC9263B75Dxx-G
1	1	Н	XC9264	А	5	XC9264A755xx-G
1	1	Κ	XC9264	А	С	XC9264A75Cxx-G
1	1	L	XC9264	А	D	XC9264A75Dxx-G
1	1	М	XC9264	В	5	XC9264B755xx-G
1	1	Ν	XC9264	В	С	XC9264B75Cxx-G
1	1	Р	XC9264	В	D	XC9264B75Dxx-G

(4)(5) represents production lot number
01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ in order.
(G, I, J, O, Q, W excluded)
* No character inversion used.

- 1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
- 3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
- 4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
- 5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
- 6. Our products are not designed to be Radiation-resistant.
- 7. Please use the product listed in this datasheet within the specified ranges.
- 8. We assume no responsibility for damage or loss due to abnormal use.
- 9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.



单击下面可查看定价,库存,交付和生命周期等信息

>>Torex Semiconductor(特瑞仕)