

# XD6133 Series

Delay capacitor adjustable voltage detectors with sense pin isolation

ETR02044-004

☆AEC-Q100 Grade1

## ■ GENERAL DESCRIPTION

The XD6133 series are ultra-small delay capacitor adjustable type voltage detectors that have high accuracy and sense pin isolation. High accuracy and a low supply current are achieved by means of a CMOS process, a highly accurate reference power supply, and laser trimming technology.

The sense pin is isolated from the power input pin to enable monitoring of the voltage of another power supply. Output can be maintained in the detection state even if the voltage of the power supply that is monitored drops to 0V. The sense pin is also suitable for detecting high voltages, and the detection and release voltage can be set as desired using external resistors.

An internal delay circuit is also provided. By connecting a capacitor to the Cd/MRB pin, any release delay time and detect delay time can be set, and the pin can also be used as a manual reset pin.


## ■ APPLICATIONS

- Car navigation systems
- Car audios
- Automotive Camera
- Other automotive equipment


## ■ FEATURES

Operating Ambient Temperature	: -40°C~+125°C
Operating voltage range	: 1.6V~6.0V
Detect voltage range(Standard)	: 1.3V, 1.6V, 2.2V, 2.3V, 2.4V, 2.9V 3.0V, 3.1V, 4.4V, 4.5V, 4.6V
Detect voltage range(Semi-custom)	: 1.0V~5.0V
Detect voltage accuracy (Ta=25°C)	: ±18mV(V <sub>DF</sub> <1.5V) : ±1.2%(1.5V≤V <sub>DF</sub> ≤3.0V) : ±1.5%(3.1V≤V <sub>DF</sub> ≤5.0V)
Detect voltage accuracy (Ta=-40~125°C)	: ±36mV(V <sub>DF</sub> <1.5V) : ±2.7%(1.5V≤V <sub>DF</sub> ≤3.0V) : ±3.0%(3.1V≤V <sub>DF</sub> ≤5.0V)
Temperature Characteristics	: ±50ppm/°C(TYP.)
Hysteresis width	: V <sub>DF</sub> ×5.0% (TYP.)
Low supply current	: 1.28μA(TYP.) V <sub>IN</sub> =1.6V(At detection) : 1.65μA(TYP.) V <sub>IN</sub> =6.0V(At release)
Manual reset function	: Yes (For details, refer to FUNCTION CHART)
Output type	: CMOS or Nch open drain
Output logic	: H level or L level at detection
Delay capacitance pin	: Release delay / detection delay can be set in 4 time ratio options (For details, refer to Selection Guide).
Packages	: USP-6C, SOT-26
Environmentally friendly	: EU RoHS compliant, Pb free

## ■ TYPICAL APPLICATION CIRCUIT ■ TYPICAL PERFORMANCE CHARACTERISTICS




(\*1.Unused for the CMOS output products)




## ■ BLOCK DIAGRAMS

(1)XD6133C Series A/B/C/D type (RESET OUTPUT: CMOS/Active High)



\* Diodes inside the circuit are an ESD protection diode and a parasitic diode.


(2)XD6133C Series E/F/H/K type (RESETB OUTPUT: CMOS/Active Low)



\* Diodes inside the circuit are an ESD protection diode and a parasitic diode.


**■ BLOCK DIAGRAMS (Continued)**

(3)XD6133N Series A/B/C/D type (RESET OUTPUT: Nch open drain/Active High)



\* Diodes inside the circuit are an ESD protection diode and a parasitic diode.

(4)XD6133N Series E/F/H/K type (RESETB OUTPUT: Nch open drain/Active Low)



\* Diodes inside the circuit are an ESD protection diode and a parasitic diode.

# XD6133 Series

## ■ PRODUCT CLASSIFICATION

### ● Ordering Information

XD6133①②③④⑤⑥-⑦<sup>(\*)</sup>

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
①	Output Configuration	C	CMOS output
		N	Nch open drain output
②③	Detect Voltage	13,16,22,23,24,29 30,31,44,45,46 <sup>(**)</sup>	e.g. 1.3V → ②=1, ③=3
④	Type	A~K	Refer to Selection Guide
⑤⑥-⑦ <sup>(*)</sup>	Packages (Order Unit)	MR-Q	SOT-26 (3,000pcs/Reel)
		ER-Q	USP-6C (3,000pcs/Reel)

<sup>(\*)</sup> The "-Q" suffix denotes "AEC-Q100" and "Halogen and Antimony free" as well as being fully EU RoHS compliant.

<sup>(\*\*)</sup> For other voltages, please contact your local Torex sales office or representative.


### ● Selection Guide

TYPE	RESET/RESETB OUTPUT	DELAY(Rp:Rn)		HYSTERESIS
A	Active High <sup>(**)</sup>	1:0	144kΩ:0Ω	5.0%(TYP)
B	↑	1:0.125	144kΩ:18kΩ	↑
C	↑	1:1	144kΩ:144kΩ	↑
D	↑	2:1	288kΩ:144kΩ	↑
E	Active Low <sup>(**)</sup>	1:0	144kΩ:0Ω	↑
F	↑	1:0.125	144kΩ:18kΩ	↑
H	↑	1:1	144kΩ:144kΩ	↑
K	↑	2:1	288kΩ:144kΩ	↑


<sup>(\*\*)</sup> "Active High" is H level when detection occurs, and "Active Low" is L level when detection occurs.

## ■ PIN CONFIGURATION

● A/B/C/D type




SOT-26  
(TOP VIEW)




USP-6C  
(BOTTOM VIEW)

● E/F/H/K type



SOT-26  
(TOP VIEW)



USP-6C  
(BOTTOM VIEW)

\*The dissipation pad for the USP-6C package should be solder-plated in reference mount pattern and metal masking so as to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to V<sub>SS</sub> (No.5) pin.

## ■ PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTIONS
SOT-26	USP-6C		
1	3	V <sub>IN</sub>	Power Input
2	2	RESETB	Reset Output (Active Low) <sup>(*)</sup>
		RESET	Reset Output (Active High) <sup>(*)</sup>
3	1	NC	No Connection
4	6	V <sub>SEN</sub>	Voltage Sense
5	5	V <sub>SS</sub>	Ground
6	4	Cd/MRB	Adjustable Pin for Delay Time/ Manual Reset

<sup>(\*)</sup> Refer to the ④ in Ordering Information table.

# XD6133 Series

## FUNCTION CHART

PIN NAME	SIGNAL	STATUS
Cd/MRB	L	Forced Reset
	H	For details, refer to " Function Chart "
	OPEN	Normal Operation

### Function Chart

$$1.6V \leq V_{IN} \leq 6.0V$$

V <sub>SEN</sub>	V <sub>Cd/MRB</sub>	Transition of V <sub>RESET</sub> Condition	Transition of V <sub>RESETB</sub> Condition
		TYPE:A/B/C/D	TYPE:E/F/H/K
V <sub>SEN</sub> ≥ V <sub>DF</sub> +V <sub>HYS</sub>	V <sub>Cd/MRB</sub> ≤ V <sub>MRL</sub>	Reset (High Level) <sup>(*)2</sup>	Reset (Low Level) <sup>(*)1</sup>
	V <sub>Cd/MRB</sub> ≥ V <sub>MRH</sub>	Release (Low Level) <sup>(*)1</sup>	Release (High Level) <sup>(*)2</sup>
V <sub>SEN</sub> ≤ V <sub>DF</sub>	V <sub>Cd/MRB</sub> ≤ V <sub>MRL</sub>	Reset (High Level) <sup>(*)2</sup>	Reset (Low Level) <sup>(*)1</sup>
	V <sub>Cd/MRB</sub> ≥ V <sub>MRH</sub>	Undefined <sup>(*)3</sup>	Undefined <sup>(*)3</sup>

(\*)1 CMOS output: V<sub>IN</sub> × 0.1 or less, Nch open drain output, pull-up voltage × 0.1 or less.

(\*)2 CMOS output: V<sub>IN</sub> × 0.9 or higher, Nch open drain output, pull-up voltage × 0.9 or higher.

(\*)3 For details, refer to page 16 < Manual reset function >.

## ABSOLUTE MAXIMUM RATINGS

T<sub>a</sub>=25°C

PARAMETER	SYMBOL	RATINGS	UNITS
Input Voltage	V <sub>IN</sub>	-0.3~+7.0	V
V <sub>SEN</sub> Pin Voltage	V <sub>SEN</sub>	-0.3~+7.0	V
Cd/MRB Pin Voltage	V <sub>Cd/MRB</sub>	-0.3~+V <sub>IN</sub> +0.3 or +7.0 <sup>(*)1</sup>	V
Output Voltage	V <sub>RESETB</sub> V <sub>RESET</sub>	XD6133C <sup>(*)2</sup>	-0.3~+V <sub>IN</sub> +0.3 or +7.0 <sup>(*)1</sup>
		XD6133N <sup>(*)3</sup>	-0.3~+7.0
Cd/MRB Pin Current	I <sub>Cd/MRB</sub>	±5.0	mA
Output Current	I <sub>RBOU</sub> I <sub>ROUT</sub>	XD6133C <sup>(*)2</sup>	±50
		XD6133N <sup>(*)3</sup>	+50
Power Dissipation	Pd	SOT-26	250
		USP-6C	600 (40mm x 40mm Standard board) <sup>(*)4</sup>
			100
		1250 (JESD51-7 board) <sup>(*)4</sup>	mW
Operating Ambient Temperature	T <sub>opr</sub>	-40~+125	°C
Storage Temperature	T <sub>stg</sub>	-55~+125	°C

\* All voltages are described based on the V<sub>SS</sub>.

(\*)1 The maximum value should be either V<sub>IN</sub>+0.3 or +7.0 in the lowest.

(\*)2 CMOS Output

(\*)3 Nch Open Drain Output

(\*)4 The power dissipation figure shown is PCB mounted and is for reference only.

The mounting condition is please refer to PACKAGING INFORMATION.

## ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C ≤ Ta ≤ 125°C <sup>(*)5</sup>			UNITS	CIRCUIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Operating Voltage	V <sub>IN</sub>		1.6		6.0	1.6		6.0	V	①
V <sub>SEN</sub> Input Voltage	V <sub>SEN</sub>		0		6.0	0		6.0	V	
Detect Voltage	V <sub>DF</sub>	V <sub>DF(T)</sub> <sup>(*)1</sup> =1.0V~1.4V	V <sub>DF(T)</sub> -18mV	V <sub>DF(T)</sub>	V <sub>DF(T)</sub> +18mV	V <sub>DF(T)</sub> -36mV	V <sub>DF(T)</sub>	V <sub>DF(T)</sub> +36mV	V	
		V <sub>DF(T)</sub> <sup>(*)1</sup> =1.5V~3.0V	V <sub>DF(T)</sub> x0.988	V <sub>DF(T)</sub>	V <sub>DF(T)</sub> x1.012	V <sub>DF(T)</sub> x0.973	V <sub>DF(T)</sub>	V <sub>DF(T)</sub> x1.027		
		V <sub>DF(T)</sub> <sup>(*)1</sup> =3.1V~5.0V	V <sub>DF(T)</sub> x0.985	V <sub>DF(T)</sub>	V <sub>DF(T)</sub> x1.015	V <sub>DF(T)</sub> x0.970	V <sub>DF(T)</sub>	V <sub>DF(T)</sub> x1.030	V	
Temperature Characteristics	$\frac{\Delta V_{DF}}{(\Delta T_{opr} \cdot V_{DF})}$	-40°C ≤ Topr ≤ 125°C	-	±50	-	-	±50	-	ppm/°C	
Hysteresis Width	V <sub>HYS</sub>		V <sub>DF</sub> x0.03	V <sub>DF</sub> x0.05	V <sub>DF</sub> x0.07	V <sub>DF</sub> x0.02	V <sub>DF</sub> x0.05	V <sub>DF</sub> x0.08	V	
Supply Current 1	I <sub>ss1</sub>	V <sub>SEN</sub> =V <sub>DF</sub> x0.9V, V <sub>IN</sub> =1.6V	-	1.28	2.65	-	1.28	3.92	μA	②
		V <sub>SEN</sub> =V <sub>DF</sub> x0.9V, V <sub>IN</sub> =6.0V	-	1.36	2.80	-	1.36	4.22		
Supply Current 2	I <sub>ss2</sub>	V <sub>SEN</sub> =V <sub>DF</sub> x1.1V, V <sub>IN</sub> =1.6V	-	1.32	2.75	-	1.32	4.26		
		V <sub>SEN</sub> =V <sub>DF</sub> x1.1V, V <sub>IN</sub> =6.0V	-	1.65	3.25	-	1.65	4.97		
SENSE Resistance	R <sub>SEN</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V	E-1 <sup>(*)2</sup>		-	E-2 <sup>(*)2</sup>		-	MΩ	③
Release Delay Resistance (TYPE:A/B/C/E/F/H)	R <sub>p</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V, V <sub>Cd/MRB</sub> =0V	130	144	158	122	144	166	kΩ	④
Release Delay Resistance (TYPE:D/K)		V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V, V <sub>Cd/MRB</sub> =0V	259	288	317	245	288	331		
Detect Delay Resistance (TYPE:C/D/H/K)	R <sub>n</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =0V, V <sub>Cd/MRB</sub> =6.0V	130	144	158	122	144	166		
Detect Delay Resistance (TYPE:B/F)		V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =0V, V <sub>Cd/MRB</sub> =6.0V	16.8	18	19.1	16.2	18	19.8		
Release Delay Time <sup>(*)3</sup>	t <sub>DR0</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =V <sub>DF</sub> x0.9V→ V <sub>DF</sub> x1.1V	-	20	102	-	20	136	μs	⑤
Detect Delay Time <sup>(*)4</sup>	t <sub>DF0</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =V <sub>DF</sub> x1.1V→ V <sub>DF</sub> x0.9V	-	20	82	-	20	116		

Unless otherwise specified in measurement conditions, Cd/MRB pin is open.

<sup>(\*)1</sup> V<sub>DF(T)</sub>: Nominal detect voltage

<sup>(\*)2</sup> For V<sub>IN</sub> conditions, refer to SPEC TABLE (p.10).

<sup>(\*)3</sup> RESETB product: Time from when the V<sub>SEN</sub> pin voltage reaches the release voltage until the reset output pin reaches 5.4V (V<sub>IN</sub>x90%).

RESET product: Time from when the V<sub>SEN</sub> pin voltage reaches the release voltage until the reset output pin reaches 0.6V (V<sub>IN</sub>x10%).

Release voltage (V<sub>DR</sub>)=Detect voltage (V<sub>DF</sub>)+Hysteresis width (V<sub>HYS</sub>).

<sup>(\*)4</sup> RESETB product: Time from when the V<sub>SEN</sub> pin voltage reaches the detect voltage until the reset output pin reaches 0.6V (V<sub>IN</sub>x10%).

RESET product: Time from when the V<sub>SEN</sub> pin voltage reaches the detect voltage until the reset output pin reaches 5.4V (V<sub>IN</sub>x90%).

<sup>(\*)5</sup> The ambient temperature range (-40°C ≤ Ta ≤ 125°C) is a design Value.

# XD6133 Series

## ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C ≤ Ta ≤ 125°C <sup>(7)</sup>			UNITS	CIRCUIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
RESETB Output Current	I <sub>RBOUTN</sub>	V <sub>SEN</sub> =V <sub>DF</sub> ×0.9V, Nch. V <sub>RESETB</sub> =0.3V							mA	⑥
		V <sub>IN</sub> =1.6V	1.9	3.4	-	0.7	3.4	-		
		V <sub>IN</sub> =2.0V	4.2	6.0	-	2.0	6.0	-		
		V <sub>IN</sub> =3.0V	8.6	10.5	-	4.3	10.5	-		
		V <sub>IN</sub> =4.0V	12.7	14.1	-	6.2	14.1	-		
		V <sub>IN</sub> =5.0V	15.6	17.0	-	7.3	17.0	-		
	V <sub>IN</sub> =6.0V	17.8	19.2	-	8.1	19.2	-			
	I <sub>RBOUTP</sub>	V <sub>SEN</sub> =V <sub>DF</sub> ×1.1V, Pch. V <sub>RESETB</sub> =V <sub>IN</sub> - 0.3V								
		V <sub>IN</sub> =1.6V	-	-1.2	-0.7	-	-1.2	-0.48		
		V <sub>IN</sub> =3.0V	-	-3.0	-2.5	-	-3.0	-1.1		
V <sub>IN</sub> =6.0V		-	-4.9	-4.4	-	-4.9	-2.5			
RESET Output Current	I <sub>ROUTN</sub>	V <sub>SEN</sub> =V <sub>DF</sub> ×1.1V, Nch. V <sub>RESET</sub> =0.3V							mA	⑥
		V <sub>IN</sub> =1.6V	1.9	3.4	-	0.7	3.4	-		
		V <sub>IN</sub> =2.0V	4.2	6.0	-	2.0	6.0	-		
		V <sub>IN</sub> =3.0V	8.6	10.5	-	4.3	10.5	-		
		V <sub>IN</sub> =4.0V	12.7	14.1	-	6.2	14.1	-		
		V <sub>IN</sub> =5.0V	15.6	17.0	-	7.3	17.0	-		
	V <sub>IN</sub> =6.0V	17.8	19.2	-	8.1	19.2	-			
	I <sub>ROUTP</sub>	V <sub>SEN</sub> =V <sub>DF</sub> ×0.9V, Pch. V <sub>RESET</sub> =V <sub>IN</sub> -0.3V								
		V <sub>IN</sub> =1.6V	-	-1.2	-0.7	-	-1.2	-0.48		
		V <sub>IN</sub> =3.0V	-	-3.0	-2.5	-	-3.0	-1.1		
V <sub>IN</sub> =6.0V		-	-4.9	-4.4	-	-4.9	-2.5			
RESETB Output Leakage Current	I <sub>LEAKN</sub> <sup>(6)</sup>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V, Nch. V <sub>RESETB</sub> =6.0V	-	0.01	0.1	-	0.01	1.0	μA	⑥
	I <sub>LEAKP</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =0V, Pch. V <sub>RESETB</sub> =0V	-	-0.01	-	-	-0.01	-		
RESET Output Leakage Current	I <sub>LEAKN</sub> <sup>(6)</sup>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =0V, Nch. V <sub>RESET</sub> =6.0V	-	0.01	0.1	-	0.01	1.0	μA	⑥
	I <sub>LEAKP</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V, Pch. V <sub>RESET</sub> =0V	-	-0.01	-	-	-0.01	-		

Unless otherwise specified in measurement conditions, Cd/MRB pin is open.

<sup>(6)</sup> Max. value is for XD6133N (Nch open drain).

<sup>(7)</sup> The ambient temperature range (-40°C ≤ Ta ≤ 125°C) is a design Value.



**■ ELECTRICAL CHARACTERISTICS (Continued)**

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C ≤ Ta ≤ 125°C <sup>(11)</sup>			UNITS	CIRCUIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Cd Pin Sink Current (TYPE:A/E)	I <sub>Cd</sub>	V <sub>IN</sub> =1.6V, V <sub>Cd/MRB</sub> =0.5V, V <sub>SEN</sub> =0V	0.92	1.2		0.66	1.2		mA	⑦
Cd Pin Threshold Voltage(Release)	V <sub>TCd1</sub>	V <sub>IN</sub> :1.6V~6.0V, V <sub>SEN</sub> =0V→V <sub>DF</sub> ×1.1V	V <sub>IN</sub> ×0.46	V <sub>IN</sub> ×0.5	V <sub>IN</sub> ×0.54	V <sub>IN</sub> ×0.46	V <sub>IN</sub> ×0.5	V <sub>IN</sub> ×0.54	V	⑧
Cd Pin Threshold Voltage(Detect)	V <sub>TCd2</sub>	V <sub>IN</sub> :1.6V~6.0V, V <sub>SEN</sub> =V <sub>DF</sub> ×1.1V→0V								
MRB High Level Voltage	V <sub>MRH</sub>	V <sub>IN</sub> :1.6V~6.0V, V <sub>SEN</sub> =V <sub>DF</sub> ×1.1V	V <sub>IN</sub> ×0.55		V <sub>IN</sub>	V <sub>IN</sub> ×0.55		V <sub>IN</sub>	V	⑨
MRB Low Level Voltage	V <sub>MRL</sub>	V <sub>IN</sub> :1.6V~6.0V, V <sub>SEN</sub> =V <sub>DF</sub> ×1.1V	0		V <sub>IN</sub> ×0.18	0		V <sub>IN</sub> ×0.18	V	
MRB Minimum Pulse Width	t <sub>MRIN</sub> <sup>(8)</sup>	V <sub>IN</sub> :Refer to V-1 <sup>(10)</sup> , V <sub>SEN</sub> =V <sub>DF</sub> ×1.1V, Apply pulse from V <sub>DF</sub> ×1.1V to 0V to the MRB pin.	5.0	-	-	5.0	-	-	μs	⑩
	t <sub>MRIN</sub> <sup>(9)</sup>		32.0			32.0				

Unless otherwise specified in measurement conditions, Cd/MRB pin is open.

<sup>(8)</sup> Specification is guaranteed for types A/B/C/D/E/F/H/K of the CMOS output product and types E/F/H/K of the Nch open drain product.

<sup>(9)</sup> Specification is guaranteed for types A/B/C/D of the Nch open drain output product.

<sup>(10)</sup> For V<sub>IN</sub> conditions, refer to SPEC TABLE (p.10).

<sup>(11)</sup> The ambient temperature range (-40°C ≤ Ta ≤ 125°C) is a design Value.

# XD6133 Series


## ELECTRICAL CHARACTERISTICS (SPEC TABLE)

Table of Characteristics by Voltage Setting


NOMINAL DETECT VOLTAGE(V)	E-1(Ta=25°C)		E-2(-40°C ≤ Ta ≤ 125°C)		V-1 INPUT VOLTAGE (V)
	SENSE Resistance(MΩ)		SENSE Resistance(MΩ)		
V <sub>DF(T)</sub>	MIN.	TYP.	MIN.	TYP.	
1.3	6.1	17.7	4.9	17.7	1.6
1.6	8.0	21.8	6.3	21.8	V <sub>DF</sub> ×1.1
2.2	18.0	38.3	12.1	38.3	↑
2.3	17.8	37.6	11.9	37.6	↑
2.4	17.5	37.0	11.8	37.0	↑
2.9	16.7	34.9	11.2	34.9	↑
3.0	16.5	34.5	11.1	34.5	↑
3.1	16.4	34.2	11.0	34.2	↑
4.4	15.4	31.8	10.4	31.8	↑
4.5	15.3	31.7	10.3	31.7	↑
4.6	15.3	31.5	10.3	31.5	↑

## ■ TEST CIRCUITS


CIRCUIT①




CIRCUIT②



CIRCUIT③



CIRCUIT④




\*"RESET" is A/B/C/D type, and "RESETB" is E/F/H/K type.


# XD6133 Series

## TEST CIRCUITS (Continued)


CIRCUIT⑤




CIRCUIT⑥



CIRCUIT⑦




CIRCUIT⑧




\*"RESET" is A/B/C/D type, and "RESETB" is E/F/H/K type.

■ **TEST CIRCUITS (Continued)**

CIRCUIT⑨



CIRCUIT⑩




\*"RESET" is A/B/C/D type, and "RESETB" is E/F/H/K type.

## OPERATIONAL DESCRIPTION

### <Basic Operation>

Fig. 1 shows a typical block diagram. Fig. 2 shows the timing chart of Fig. 1.



\* The XD6133N series (Nch open drain output) requires a resistor to pull up the output.

Fig. 1: Typical block diagram (Active Low product)




Fig. 2: Timing chart of Fig. 1 ( $V_{IN}=6.0V$ , Active Low)

## ■ OPERATIONAL DESCRIPTION (Continued)

① In the initial state, a voltage that is sufficiently high (MAX.: 6.0V) with respect to the release voltage is applied to the  $V_{SEN}$  pin, and the delay capacitance  $C_d$  is charged up to the power input pin voltage.

The  $V_{SEN}$  pin voltage starts to fall, and during the time until it reaches the detect voltage ( $V_{SEN} > V_{DF}$ ),  $V_{RESETB}$  is High level ( $=V_{IN}$ ).

Note: If the pull-up resistor is connected to a power supply other than the power input pin  $V_{IN}$  when using the Nch open drain output (XD6133N), High level will be the voltage of the power supply to which the pull-up resistor is connected.

② The  $V_{SEN}$  pin voltage continues to drop, and when it reaches the detect voltage ( $V_{SEN} = V_{DF}$ ), the Nch transistor for delay capacitance discharge turns ON, and discharge of the delay capacitance  $C_d$  starts through the delay resistor  $R_n$ .

The time from  $V_{SEN} = V_{DF}$  until  $V_{RESETB}$  reaches Low level is the detect delay time  $t_{DF}$  (the detect time when the capacitor is not connected to the Cd/MRB pin is  $t_{DF0}$ ). The delay capacitance  $C_d$  is discharged through the delay resistor  $R_n$  when it is above the threshold voltage of  $V_{TCD2}$ . When it is below the threshold voltage of  $V_{TCD2}$ , the delay capacitance  $C_d$  is discharged faster through the internal built-in low impedance switch.

③ During the time that the  $V_{SEN}$  pin voltage is below the detect voltage  $V_{DF}$ , the delay capacitance  $C_d$  discharges to ground level. The  $V_{SEN}$  pin starts rising again, and during the time until it reaches the release voltage ( $V_{SEN} < V_{DF} + V_{HYS}$ ),  $V_{RESETB}$  holds Low level.

④ The  $V_{SEN}$  pin voltage continues to rise, and when it reaches the release voltage ( $V_{DF} + V_{HYS}$ ), the Nch transistor for delay capacitance discharge turns OFF, and charging of the delay capacitance  $C_d$  through the delay resistor  $R_p$  starts.

The delay capacitance  $C_d$  is discharged through the delay resistor  $R_p$  when it is below the threshold voltage of  $V_{TCD1}$ .

When it is above the threshold voltage of  $V_{TCD1}$ , the delay capacitance  $C_d$  is discharged faster through the internal built-in low impedance switch.

⑤ When the Cd/MRB pin voltage reaches  $V_{TCD1}$ ,  $V_{RESETB}$  changes to High level.

The time from  $V_{SEN} = V_{DF} + V_{HYS}$  until the  $V_{RESETB}$  logic changes is the release delay time  $t_{DR}$  (the release time when the capacitor is not connected to the Cd/MRB pin is  $t_{DR0}$ ).

⑥ During the time that the  $V_{SEN}$  pin voltage is higher than the detect voltage ( $V_{SEN} > V_{DF}$ ),  $V_{RESETB}$  holds High level.

The above operation description is for an Active Low detection product.

For an Active High product, reverse the logic of the reset pin.

## OPERATIONAL DESCRIPTION (Continued)

### <High voltage detection circuit example>

High voltage detects battery voltage (+B) which was divided into R1 and R2.  
 The calculation method for high voltage detection is given below.  
 For the circuit schematic, refer to Fig. 3: High voltage detection circuit.

$$V_{DF}(H) = V_{DF}(T) \times \{(R1+R2) \div R2\}$$

$$V_{HYS}(H) = V_{HYS} \times \{(R1+R2) \div R2\}$$

$$V_{DR}(H) = V_{DF}(H) + V_{HYS}(H)$$


Example 1: For detecting 12.0V (+B: Battery voltage), R1=130kΩ and R2=20kΩ are set to divide the battery voltage and the V<sub>SEN</sub> pin voltage is set to V<sub>DF</sub>(T)=1.6V.  
 The release voltage V<sub>DR</sub>(T)=1.68V(TYP.) and V<sub>HYS</sub>=V<sub>DR</sub>(T) -V<sub>DF</sub>(T)=0.08V(TYP.) are pre-set inside the IC.

$$V_{DF}(H) = 12.0V$$

$$V_{HYS}(H) = 0.6V$$

$$V_{DR}(H) = 12.6V$$

- (Note 1) V<sub>DF</sub>(H) is the detect voltage after external adjustment.
- (Note 2) V<sub>HYS</sub>(H) is the hysteresis range after external adjustment.
- (Note 3) V<sub>DR</sub>(H) is the release voltage after external adjustment.
- (Note 4) V<sub>DF</sub>(T) is the detect voltage.
- (Note 5) V<sub>HYS</sub> is the hysteresis range inside of the IC.
- (Note 6) V<sub>DR</sub>(T) is the release voltage.
- (Note 7) The R2 resistance is in parallel with the internal R<sub>SEN</sub> resistance, and thus to increase the accuracy of the detect voltage and release voltage after external adjustment, select an R2 resistance that is sufficiently small with respect to the R<sub>SEN</sub> resistance. For R<sub>SEN</sub> resistance values, refer to SPEC TABLE
- (Note 8) If high voltage is to be detected, divide the voltage with resistors R1 and R2 so that V<sub>SEN</sub> pin ≤6V.



(\*1.Unused for the CMOS output products)

Fig. 3: High Voltage Detection Circuit



## ■ OPERATIONAL DESCRIPTION (Continued)

### <Release delay time / detect delay time>

The release delay time and detect delay time are determined by the delay resistors ( $R_p$  and  $R_n$ ) and the delay capacitance  $C_d$ . The ratio of the delay resistances ( $R_p$  and  $R_n$ ) is selectable from 5 options. The delay time is adjustable using the combination of delay resistance and delay capacitance value. (Refer to "Selection Guide")

The release delay time ( $t_{DR}$ ) is calculated using Equation (1).

$$t_{DR} = R_p \times C_d \times \{-\ln(1 - V_{TCd1}/V_{IN})\} + t_{DR0} \dots (1)$$

\*  $\ln$  is the natural logarithm.

The delay capacitance pin threshold voltage is  $V_{TCd1} = V_{IN}/2$  (TYP.), and thus when  $t_{DR0}$  can be neglected, the release delay time can be calculated simply using Equation (2).

$$t_{DR} = R_p \times C_d \times [-\ln\{1 - (V_{IN}/2)/V_{IN}\}] = R_p \times C_d \times 0.693 \dots (2)$$

The detect delay time ( $t_{DF}$ ) is calculated using Equation (3).

$$t_{DF} = R_n \times C_d \times \{-\ln(V_{TCd2}/V_{IN})\} + t_{DF0} \dots (3)$$

\*  $\ln$  is the natural logarithm.

The delay capacitance pin threshold voltage is  $V_{TCd2} = V_{IN}/2$  (TYP.), and thus when  $t_{DF0}$  can be neglected, the detect delay can be calculated simply using Equation (4).

$$t_{DF} = R_n \times C_d \times [-\ln(V_{IN}/2)/V_{IN}] = R_n \times C_d \times 0.693 \dots (4)$$

Example 2: When type A is selected ( $R_p : R_n = 144k\Omega : 0\Omega$ ), the delay times are as follows:  
If  $C_d$  is set to  $0.1\mu F$ ,

$$t_{DR} = 144 \times 10^3 \times 0.1 \times 10^{-6} \times 0.693 = 10ms$$

$t_{DF}$  is the detect delay time ( $t_{DF0}$ ) when the delay capacitance  $C_d$  is not connected.

Example 3: When type B is selected ( $R_p : R_n = 144k\Omega : 18k\Omega$ ), the delay times are as follows:  
If  $C_d$  is set to  $0.1\mu F$ ,

$$t_{DR} = 144 \times 10^3 \times 0.1 \times 10^{-6} \times 0.693 = 10ms$$

$$t_{DF} = 18 \times 10^3 \times 0.1 \times 10^{-6} \times 0.693 = 1.25ms$$

(Note 9) The release delay times  $t_{DR}$  in Examples 2 and 3 are the values calculated from Equation (2).

(Note 10) The detect delay time  $t_{DF}$  in Example 3 is the value calculated from Equation (4).

(Note 11) Note that the delay times will vary depending on the actual capacitance value of the delay capacitance  $C_d$ .

## OPERATIONAL DESCRIPTION (Continued)

### <Manual reset function>

The Cd/MRB pin can also be used as a manual reset pin.

When the Cd and RESET switch are connected to the Cd/MRB pin (refer to Fig.1), and under the release condition, if the RESET switch turns on, then the detect signal is generated at the RESET/RESETB pin forcibly.

For Active Low type (RESETB), under the release condition, if the RESET switch turns on, then the voltage at the RESETB pin changes from H to L after the detect delay time.

For Active High type (RESET), under the release condition, if the RESET switch turns on, then the voltage at the RESET pin changes from L to H after the detect delay time.

Under the detect condition, the condition will be kept even if the RESET switch turns on and off.

In the case that either H level or L level is fed to the Cd/MRB pin without the RESET switch, the behavior of the XD6133 follows the timing chart in Fig. 4.

L level is fed to MRB pin under the detect condition, the RESET switch will be kept.

H level is fed to MRB pin under the detect condition, the RESET switch will be undefined.

Even though the voltage at the  $V_{SEN}$  pin changes from a higher voltage than the detect voltage to a lower voltage, as long as H level is fed to the MRB pin, the release condition is kept.

If H level or L level is fed to the Cd/MRB pin forcibly, then even though Cd is connected to the pin, the XD6133 can't have any delay time.




Fig. 4: Manual reset operation using the Cd/MRB pin ( $V_{IN}=6.0V$ , Active Low)

## ■ NOTES ON USE

- 1) Please use this IC within the stated maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2) The power input pin voltage may fall due to the flow through current during IC operation and the resistance component between the power supply and the power input pin.  
In the case of CMOS output, a drop in the power input pin voltage may occur in the same way due to the output current. When this happens, if the power input pin voltage drops below the minimum operating voltage, a malfunction may occur.
- 3) Note that large, sharp changes of the power input pin voltage may lead to malfunction.
- 4) Power supply noise is sometimes a cause of malfunction. Sufficiently test using the actual device, such as inserting a capacitor between  $V_{IN}$  and GND.
- 5) There is a possibility that oscillation will occur if the resistances of the  $V_{SEN}$  pin is high. Use a resistance of  $1M\Omega$  or less between the node to monitor and  $V_{SEN}$  pin.
- 6) Exercise caution if  $V_{IN}$  and  $V_{SEN}$  are started in common, as the output will be undefined until  $V_{IN}$  reaches the operating voltage.
- 7) For a manual reset function, in case when the function is activated by feeding either MRB H level or MRB L level to Cd/MRB pin instead of using a reset switch, please note these phenomena below;
  - The RESET output signal will be undefined when MRB H is fed to Cd/MRB pin under the detect condition.
  - The RESET output signal will be undefined based on the voltage relationship between  $V_{SEN}$  pin and Cd/MRB pin.
- 8) When an Nch open drain output is used, the  $V_{RESETB}$  voltage at detection and release is determined by the pull-up resistance connected to the output pin. Refer to the following when selecting the resistance value.
 

At detection:

$$V_{RESETB} = V_{pull} / (1 + R_{pull} / R_{ON})$$

$V_{pull}$ : Voltage after pull-up  
 $R_{ON}^{(*)}$ : ON resistance of Nch driver M4 (calculated from  $V_{RESETB} / I_{RBOUTN}$  based on electrical characteristics)

Example: When  $V_{IN} = 2.0V^{(**)}$ ,  $R_{ON} = 0.3/4.2 \times 10^{-3} = 71.4\Omega$  (MAX.).  
 If it is desired to make  $V_{RESETB}$  at detection 0.1V or less when  $V_{pull}$  is 3.0V,  
 $R_{pull} = \{(V_{pull} / V_{RESETB}) - 1\} \times R_{ON} = \{(3/0.1) - 1\} \times 71.4 \approx 2.1k\Omega$

Therefore, to make the output voltage at detection 0.1V or less under the above conditions, the pull-up resistance must be 2.1k $\Omega$  or higher.

(\*) Note that  $R_{ON}$  becomes larger as  $V_{IN}$  becomes smaller.  
 (\*\*) For  $V_{IN}$  in the calculation, use the lowest value of the input voltage range you will use.

At release:

$$V_{RESETB} = V_{pull} / (1 + R_{pull} / R_{off})$$

$V_{pull}$ : Voltage after pull-up  
 $R_{off}$ : Resistance when Nch driver M4 is OFF (calculated from  $V_{RESETB} / I_{LEAKN}$  based on electrical characteristics)


Example: When  $V_{pull}$  is 6.0V,  $R_{off} = 6 / (0.1 \times 10^{-6}) = 60M\Omega$  (MIN.). If it is desired to make  $V_{RESETB}$  5.99V or higher,  
 $R_{pull} = \{(V_{pull} / V_{RESETB}) - 1\} \times R_{off} = \{(6/5.99) - 1\} \times 60 \times 10^6 \approx 100k\Omega$

Therefore, to make the output voltage at release 5.99V or higher under the above conditions, the pull-up resistance must be 100k $\Omega$  or less.
- 9) If the discharge time of the delay capacitance Cd at detection is short and the delay capacitance Cd cannot be discharged to ground level, charging will take place at the next release operation with electric charge remaining in the delay capacitance Cd, and this may cause the release delay time to become noticeably short.
- 10) If the charging time of the delay capacitance Cd at release is short and the delay capacitance Cd cannot be charged to the  $V_{IN}$  level, the delay capacitance Cd will discharge from less than the  $V_{IN}$  level at the next detection operation, and this may cause the detect delay time to become noticeably short.
- 11) Torex places an importance on improving our products and their reliability.  
We request that users incorporate fail-safe designs and post-aging protection treatment when using Torex products in their systems.


# XD6133 Series

## TYPICAL PERFORMANCE CHARACTERISTICS



(1) Detect, Release Voltage vs. Ambient Temperature





(2) Output Voltage vs Sense Voltage



(3) Supply Current vs. Ambient Temperature




(4) Supply Current vs. Input Voltage



## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(5) Sense Resistance vs Ambient Temperature

XD6133 ( $V_{DF(T)}=2.4V$ )




(6) Delay Resistance vs Ambient Temperature


XD6133




XD6133



XD6133





XD6133




# XD6133 Series

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(7) Delay Time vs Ambient Temperature




(8) RESET(RESETB) Output Current vs Ambient Temperature



(9) RESET(RESETB) Output Current vs Input Voltage




(10) RESET(RESETB) Output Current vs Ambient Temperature




## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(11) RESET(RESETB) Output Current vs Input Voltage




(12) RESET Output Leakage Current vs Ambient Temperature





(13) Cd Pin Sink Current vs Ambient Temperature



(14) Cd Pin Sink Current vs Input Voltage




(15) Cd Pin Threshold Voltage vs Ambient Temperature




# XD6133 Series

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(16) MRB High Level Voltage vs Ambient Temperature



(17) MRB Low Level Voltage vs Ambient Temperature





## ■ PACKAGING INFORMATION


For the latest package information go to, [www.torexsemi.com/technical-support/packages](http://www.torexsemi.com/technical-support/packages)

PACKAGE	OUTLIN / LAND PATTERN	THERMAL CHARACTERISTICS	
SOT-26	<a href="#">SOT-26 PKG</a>	Standard Board	<a href="#">SOT-26 Power Dissipation</a>
USP-6C	<a href="#">USP-6C PKG</a>	Standard Board	<a href="#">USP-6C Power Dissipation</a>
		JESD51-7 Board	


# XD6133 Series

## MARKING RULE

SOT-26



USP-6C



① represents products series

MARK	PRODUCT SERIES
3	XD6133*****-Q

②,③ represents internal sequential number  
01, ...,09, 10, ..., 99, A0, ..., A9, B0, ..., B9, ..., Z9... repeated.  
(G, I, J, O, Q, W excluded)

\* represents are not divided by PKG.

PRODUCT	MARK②③
XD6133C24EMR-Q/ER-Q	01
XD6133C29EMR-Q/ER-Q	20
XD6133N30EMR-Q/ER-Q	22
XD6133C26EMR-Q/ER-Q	23
XD6133N24EMR-Q/ER-Q	24
XD6133N29EMR-Q/ER-Q	25
XD6133C29AMR-Q/ER-Q	26

④,⑤ represents production lot number  
01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ in order.  
(G, I, J, O, Q, W excluded)

\* No character inversion used.

\*Represent product name (full product number) based on mark ①.

1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions, excluding when specified for in-vehicle use or other uses.  
Do not use the product for in-vehicle use or other uses unless agreed by us in writing in advance.
5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
6. Our products are not designed to be Radiation-resistant.
7. Please use the product listed in this datasheet within the specified ranges.
8. We assume no responsibility for damage or loss due to abnormal use.
9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.

单击下面可查看定价，库存，交付和生命周期等信息

[>>Torex Semiconductor\(特瑞仕\)](#)