


Intelligent Power Device

TPD4162F

High Voltage Monolithic Silicon Power IC

1. Description

The TPD4162F is a DC brushless motor driver using high-voltage PWM control. It is fabricated using a high-voltage SOI process. The device contains PWM circuit, 3-phase decode circuit, level shift high-side driver, low-side driver, IGBT outputs, FRDs, over-current, and current limit and under-voltage protection circuits, and a thermal shutdown circuit. It is easy to control a DC brushless motor by applying a signal from a motor controller and a Hall element / Hall IC to the TPD4162F.



2. Applications

DC brushless motor driver IC

3. Features

- High voltage power side and low voltage signal side terminal are separated.
- Bootstrap circuits give simple high-side supply.
- Bootstrap diodes are built in.
- PWM and 3-phase decode circuit are built in.
- Pulses-per-revolution output:

FGC = High: 3 pulse/electrical angle: 360° FGC = Low: 1 pulse/electrical angle: 360°

Included over-current and current limit and under-voltage protection, and thermal shutdown.

Start of commercial production 2019-10



4. Block Diagram




Figure 4.1 Block Diagram

5. Pin Assignments




Figure 5.1 Pin Assignments



6. Pin Description

Table 6.1 Pin Description

| Pin No. | Symbol | Pin Description |
|---------|------------------|---|
| 1 | V_{BB} | High-voltage power supply input pin. |
| 2 | BSU | U-phase bootstrap capacitor connecting pin. |
| 3 | U | U-phase output pin. |
| 4 | IS1 | IGBT emitter/FRD anode pin. |
| 5 | BSV | V-phase bootstrap capacitor connecting pin. |
| 6 | V | V-phase output pin. |
| 7 | BSW | W-phase bootstrap capacitor connecting pin. |
| 8 | W | W-phase output pin. |
| 9 | NC | Unused pin, which is not connected to the chip internally. |
| 10 | IS2 | IGBT emitter/FRD anode pin. |
| 11 | GND | Ground pin. |
| 12 | NC | Unused pin, which is not connected to the chip internally. |
| 13 | NC | Unused pin, which is not connected to the chip internally. |
| 14 | HW- | W-phase Hall element signal input pin. (Hall IC can be used.) |
| 15 | HW+ | W-phase Hall element signal input pin. (Hall IC can be used.) |
| 16 | HV- | V-phase Hall element signal input pin. (Hall IC can be used.) |
| 17 | HV+ | V-phase Hall element signal input pin. (Hall IC can be used.) |
| 18 | HU- | U-phase Hall element signal input pin. (Hall IC can be used.) |
| 19 | HU+ | U-phase Hall element signal input pin. (Hall IC can be used.) |
| 20 | V _{REG} | 5 V regulator output pin. |
| 21 | CS | Over-current protection detection pin |
| 22 | os | PWM triangular wave oscillation frequency setup pin. (Connect a capacitor to this pin.) |
| 23 | R _{REF} | PWM triangular wave oscillation frequency setup pin. (Connect a resistor to this pin.) |
| 24 | NC | Unused pin, which is not connected to the chip internally. |
| 25 | RS | Input for current limit and over-current protection detection pin |
| 26 | FGC | FG pulse count select (High or open = 3 ppr; Low = 1 ppr). |
| 27 | Vs | Speed control signal input pin. (PWM reference voltage input pin.) |
| 28 | FG | Revolution pulse output pin. |
| 29 | Vcc | Control power supply pin. |
| 30 | NC | Unused pin, which is not connected to the chip internally. |
| 31 | GND | Ground pin. |



7. Functional Description

7.1.1. Timing Chart




Figure 7.1.1 Timing Chart

Note: Hall amp input logic high (H) refers to H*+>H*-. (*: U/V/W)



7.1.2. Truth Table

Table 7.1.2 Truth Table

| FGC | Hall amp Input | | U Phase | | V Phase | | W PI | FG | | |
|-----|----------------|----|---------|-----------|----------|-----------|----------|-----------|----------|----|
| FGC | HU | HV | HW | High side | Low side | High side | Low side | High side | Low side | FG |
| Н | Н | L | Н | OFF | ON | ON | OFF | OFF | OFF | Н |
| Н | Н | L | L | OFF | ON | OFF | OFF | ON | OFF | L |
| Н | Н | Н | L | OFF | OFF | OFF | ON | ON | OFF | Н |
| Н | L | Н | L | ON | OFF | OFF | ON | OFF | OFF | L |
| Н | L | Н | Н | ON | OFF | OFF | OFF | OFF | ON | Н |
| Н | L | L | Н | OFF | OFF | ON | OFF | OFF | ON | L |
| Н | L | L | L | OFF | OFF | OFF | OFF | OFF | OFF | L |
| Н | Н | Н | Н | OFF | OFF | OFF | OFF | OFF | OFF | L |
| L | Н | L | Н | OFF | ON | ON | OFF | OFF | OFF | Н |
| L | Н | L | L | OFF | ON | OFF | OFF | ON | OFF | Н |
| L | Н | Н | L | OFF | OFF | OFF | ON | ON | OFF | Н |
| L | L | Н | L | ON | OFF | OFF | ON | OFF | OFF | L |
| L | L | Н | Н | ON | OFF | OFF | OFF | OFF | ON | L |
| L | L | L | Н | OFF | OFF | ON | OFF | OFF | ON | L |
| L | L | L | L | OFF | OFF | OFF | OFF | OFF | OFF | L |
| L | Н | Н | Н | OFF | OFF | OFF | OFF | OFF | OFF | Н |

Note: Hall amp input logic high (H) refers to H*+>H*-. (*: U/V/W)

7.2. Handling precautions

- (1) When switching the power supply to the circuit on/off, ensure that $V_S < VV_SOFF$ (all IGBT outputs off). At that time, either the V_{CC} or the V_{BB} can be turned on/off first. Note that if the power supply is switched off as described above, the IC may be destroyed if the current regeneration route to the V_{BB} power supply is blocked when the V_{BB} line is disconnected by a relay or similar while the motor is still running.
- The triangular wave oscillator circuit, with externally connected C₅ and R₃, charges and discharges minute amounts of current. Therefore, subjecting the IC to noise when mounting it on the board may distort the triangular wave or cause malfunction. To avoid this, attach external parts to the base of the IC leads or isolate them from any tracks or wiring which carries large current.
- (3) The PWM of this IC is controlled by the on/off state of the high-side IGBT.
- (4) If a motor is locked where V_{BB} voltage is low and duty is 100 %, it may not be possible to reboot after the load is released as a result of the high side being ON immediately prior to the motor being locked. This is because, over time, the bootstrap voltage falls, the high-side voltage decrease protection operates and the high-side output becomes OFF. In this case, since the level shift pulse necessary to turn the high side ON cannot be generated, reboot is not possible. A level shift pulse is generated by either the edge of a Hall sensor output or the edge of an internal PWM signal, but neither edge is available due to the motor lock and duty 100 % command. In order to reboot after a lock, the high-side power voltage must return to a level 0.5 V (typ.) higher than the voltage decrease protection level, and a high-side input signal must be introduced. As a high-side input signal is created by the aforementioned level shift pulse, it is possible to reboot by reducing PWM duty to less than 100 % or by forcing the motor to turn externally and creating an edge at a Hall sensor output. In order to ensure reboot after a system lock, the maximum duty of motor operation must be less than 100 %.



7.3. Description of Protection Function

(1) Current limit protection

The IC incorporates a current limit protection circuit to protect itself against over current at startup or when a motor is locked. This protection function detects voltage generated in the current-detection resistor connected to the RS pin. When this voltage exceeds $V_R = 0.5 \text{ V}$ (typ.), the high-side IGBT output, which is on, temporarily shuts down after a delay time, preventing any additional current from flowing to the IC. The next PWM ON signal releases the shutdown state.




Figure 7.3.1 Description of Current limit protection

(2) Over-current protection

This protection function detects voltage generated in the current-detection resistor connected to the RS pin. When this voltage exceeds $V_R = 0.7 \text{ V}$ (typ.), the all high-side and low-side IGBT outputs are shut down. Over-current protection recovery time can be adjusted with the capacitor and resistance connected to CS terminal. The CS terminal voltage is carried out by the damping time constant decided by this capacitor and resistance. The low side IGBT of the phase which a high side turns on by a timing chart will be made to turn on, a bootstrap capacitor will be charged, if the threshold value $1(V_{RON})$ is exceeded (refreshment operation), and the threshold value $2(V_{ROFF})$ is exceeded after that, IGBT turns on according to an input signal.




Figure 7.3.2 Description of Over-current protection



(3) Under-voltage protection

The IC incorporates under-voltage protection circuits to prevent the IGBT from operating in unsaturated mode when the V_{CC} voltage or the V_{BS} voltage drops.

When the V_{CC} power supply falls to the IC internal setting $V_{CC}UVD = 11 \text{ V (typ.)}$, all IGBT outputs are shut down regardless of the input. This protection function has hysteresis. When the V_{CC} power supply reaches 0.5 V higher than the shutdown voltage $V_{CC}UVR = 11.5 \text{ V (typ.)}$, the IC is automatically restored and the IGBT is turned on/off again by the input.

When the V_{BS} supply voltage drops $V_{BS}UVD = 3.0 \text{ V}$ (typ.), the high-side IGBT output shuts down. When he V_{BS} supply voltage reaches 0.5 V higher than the shutdown voltage $V_{BS}UVR = 3.5 \text{ V}$ (typ.) V_{BS} supply voltage reaches 0.5 V higher than the shutdown voltage $V_{BS}UVR = 3.5 \text{ V}$ (typ.), the IGBT is turned on/off again by the input signal.

(4) Thermal shutdown

The IC incorporates a thermal shutdown circuit to protect itself against excessive rise in temperature.

When the temperature of this chip rises to the internal setting TSD due to external causes or internal heat generation, all IGBT outputs are shut down regardless of the input. This protection function has hysteresis Δ TSD = 50 °C (typ.). When the chip temperature falls to TSD – Δ TSD, the chip is automatically restored and the IGBT is turned on/off again by the input.

Because the chip contains just one temperature-detection location, when the chip heats up due to the IGBT for example, the distance between the detection location and the IGBT (the source of the heat) can cause differences in the time taken for shutdown to occur. Therefore, the temperature of the chip may rise higher than the thermal shutdown temperature.

7.4. Description of Bootstrap Capacitor Charging and Its Capacitance

The IC uses bootstrapping for the power supply for high-side drivers.


The bootstrap capacitor is charged by turning on the low-side IGBT of the same arm (approximately 1/5 of PWM cycle) while the high-side IGBT controlled by PWM is off. For example, to drive at 20 kHz, it takes approximately 10 μs per cycle to charge the capacitor. When the V_S voltage exceeds 3.8 V (55 % duty), the low-side IGBT is continuously in the off state. This is because when the PWM on-duty becomes larger, the arm is short-circuited while the low-side IGBT is on. Even in this state, because PWM control is being performed on the high-side IGBT, the regenerative current of the diode flows to the low-side FRD of the same arm, and the bootstrap capacitor is charged. Note that when the on-duty is 100 %, diode regenerative current does not flow; thus, the bootstrap capacitor is not charged.

When driving a motor at 100 % duty cycle, take the voltage drop at 100 % duty (see the figure below) into consideration to determine the capacitance of the bootstrap capacitor.

Capacitance of the bootstrap capacitor = Current dissipation (max) of the high-side driver \times Maximum drive time $/(V_{CC} - V_{F (BSD)} + V_{F (FRD)} - 13.5)$ [F]

V_F (BSD): Bootstrap diode forward voltage V_F (FRD): Fast recovery diode forward voltage

Consideration must be made for aging and temperature change of the capacitor.



| V _s Range | IGBT Operation |
|----------------------|--|
| А | Both high and low-side OFF. |
| В | Charging range. Low-side IGBT refreshing on the phase the high-side IGBT in PWM. |
| С | No charging range. High-side at PWM according to the timing chart. Low-side no refreshing. |



8. Absolute Maximum Ratings

Table 8.1 Absolute Maximum Ratings

(T_a = 25°C unless otherwise specified)

| Characteristics | Symbol | Rating | Unit |
|--|-------------------|--------------------------------|------|
| Dower aupply voltage | V _{BB} | 600 | V |
| Power supply voltage | Vcc | 20 | V |
| Output current (DC) | lout | 0.7 | Α |
| Output current (pulse) | loutp | 1.2 | Α |
| Input voltage (except V _S) | VIN | -0.5 to V _{REG} + 0.5 | V |
| Input voltage (only V _S) | VVs | 8.2 | V |
| V _{REG} current | I _{REG} | 50 | mA |
| FG voltage | V _F G | 6 | V |
| FG current | I _{FG} | 20 | mA |
| Power dissipation (Tc = 25°C) | Pc | 20 | W |
| Operating junction temperature | T _{jopr} | -40 to 135 | °C |
| Junction temperature | Tj | 150 | °C |
| Storage temperature | T _{stg} | -55 to 150 | °C |

Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

8.1. Safe Operating Area




Figure 8.1 SOA at Tj = $135 \, ^{\circ}$ C



9. Operating Ranges

Table 9.1 Operating Ranges(Ta=25 °C)

| Characteristics | Symbol | Test Condition | Min | Тур. | Max | Unit |
|--------------------------------|----------|----------------|------|------|------|------|
| Operating power supply voltage | V_{BB} | _ | 50 | 280 | 450 | \/ |
| Operating power supply voltage | V_{CC} | _ | 13.5 | 15 | 17.5 | v |

10. Electrical Characteristics

Table 10.1 Electrical Characteristics(Ta=25 °C)

| Characteristics | Symbol | Test Condition | Min | Тур. | Max | Unit | |
|---|------------------------|---|------|------|-----------------------|------------|--|
| | I _{BB} | V _{BB} = 450 V, Duty cycle = 0 % | _ | _ | 0.5 | A | |
| Current dissination | Icc | V _{CC} = 15 V, Duty cycle = 0 % | | 0.9 | 1.5 | mA | |
| Current dissipation | I _{BS (ON)} | V _{BS} = 15 V, high side ON | _ | 85 | 150 | | |
| | I _{BS (OFF)} | V _{BS} = 15 V, high side OFF | _ | 75 | 130 | μА | |
| Hall amp input sensitivity | VHSENS(HA) | _ | 50 | _ | _ | mV_{p-p} | |
| Hall amp input current | IHB(HA) | _ | -2 | 0 | 2 | μΑ | |
| Hall amp common input voltage | CMV _{IN} (HA) | _ | 0.7 | _ | V _{REG} -1.3 | V | |
| Hall amp hysteresis width | ΔV _{IN} (HA) | _ | 8 | 30 | 62 | | |
| Hall amp input voltage L→H | VLH(HA) | _ | 4 | 15 | 31 | mV | |
| Hall amp input voltage H→L | VHL(HA) | _ | -31 | -15 | -4 | | |
| Output saturation voltage | V _{CEsat} | V _{CC} = 15 V, I _{outp} = 0.5 A | _ | 2.0 | 3.0 | V | |
| FRD forward voltage | V _F | I _F = 0.5 A | _ | 1.5 | 3.0 | V | |
| DWM ON duty evolo | PWMMIN | _ | 0 | _ | _ | - % | |
| PWM ON-duty cycle | PWMMAX | _ | _ | | 100 | | |
| PWM ON-duty cycle, 0 % | VVs0 % | PWM = 0 % | 1.7 | 2.1 | 2.5 | V | |
| PWM ON-duty cycle, 100 % | VV _S 100 % | PWM = 100 % | 4.9 | 5.4 | 6.1 | V | |
| PWM ON-duty voltage range | VVsW | VV _S 100 % - VV _S 0 % | 2.8 | 3.3 | 3.8 | V | |
| Output all-OFF voltage | VVsOFF | Output all OFF | 1.1 | 1.3 | 1.5 | V | |
| Regulator voltage | V_{REG} | Vcc = 15 V, I _{REG} = 30 mA | 4.5 | 5.0 | 5.5 | V | |
| Speed control voltage range | Vs | _ | 0 | _ | 6.5 | V | |
| FG output saturation voltage | VFGsat | V _{CC} = 15 V, I _{FG} = 5 mA | _ | _ | 0.5 | V | |
| Current limit voltage | V _R | _ | 0.46 | 0.5 | 0.54 | V | |
| Current limit delay time | DtR | _ | _ | 3 | 4.5 | μS | |
| Over-current protection voltage | Vcs | _ | 0.64 | 0.7 | 0.76 | V | |
| Over-current protection delay time | tcs | C ₄ =470 pF , R ₂ =2 MΩ | _ | 2.2 | 3.5 | μS | |
| Over-current protection recovery time | tcsr | | _ | 1.0 | 2.0 | ms | |
| Thermal shutdown temperature | TSD | | 135 | _ | 185 | °C | |
| Thermal shutdown hysteresis | ΔTSD | _ | _ | 50 | | °C | |
| V _{CC} under-voltage protection | VccUVD | _ | 10 | 11 | 12 | V | |
| V _{CC} under-voltage protection recovery | VccUVR | _ | 10.5 | 11.5 | 12.5 | V | |



| V _{BS} under-voltage protection | V _{BS} UVD | _ | 2.0 | 3.0 | 4.0 | V |
|---|---------------------|---|------|-----|-----|-----|
| V _{BS} under-voltage protection recovery | V _{BS} UVR | _ | 2.5 | 3.5 | 4.5 | V |
| Refresh operating ON voltage | V _{RFON} | Refresh operation ON | 1.1 | 1.3 | 1.5 | V |
| Refresh operating OFF voltage | Vrfoff | Refresh operation OFF | 3.1 | 3.8 | 4.6 | V |
| Triangular wave frequency | f _c | $R_3 = 27 \ k\Omega, \ C_5 = 1000 \ pF$ | 16.5 | 20 | 25 | kHz |
| Output-on delay time | ton | $V_{BB} = 280 \text{ V}, V_{CC} = 15 \text{ V}, I_{outp} = 0.5 \text{ A}$ | _ | 2.5 | 3.5 | μS |
| Output-off delay time | t _{off} | $V_{BB} = 280 \text{ V}, V_{CC} = 15 \text{ V}, I_{outp} = 0.5 \text{ A}$ | _ | 2.0 | 3.0 | μS |
| FRD reverse recovery time | t _{rr} | $V_{BB} = 280 \text{ V}, V_{CC} = 15 \text{ V}, I_{outp} = 0.5 \text{ A}$ | _ | 200 | _ | ns |

11. Application Circuit Example




Figure 11.1 Application Circuit Example



Typical external parts are shown in the following table.

Table 11.1 Typical external parts

| Part | Typical | Purpose | Remarks |
|--|----------------------------|---|----------|
| C ₁ , C ₂ , C ₃ | 25 V/2.2 μF | Bootstrap capacitor | (Note 1) |
| R ₁ | 1 Ω ± 1 % (1 W) | Current detection | (Note 2) |
| R ₂ | 2 MΩ± 5 % | Over-current protection recovery setup | (Note 3) |
| C ₄ | 25 V / 470 pF | Over-current protection recovery setup | (Note 3) |
| C ₅ | 25 V/1000 pF ± 5 % | PWM frequency setup | (Note 4) |
| R ₃ | $27~\text{k}\Omega\pm5~\%$ | PWM frequency setup | (Note 4) |
| C ₆ | 25 V/10 μF | Cantral navvar aunaly atability | (Note 5) |
| C ₇ | 25 V/0.1 μF | Control power supply stability | (Note 5) |
| C ₈ | 25 V/10 μF | V nowar august atability | (Note 5) |
| C ₉ | 25 V/0.1 μF | V _{REG} power supply stability | (Note 5) |
| R ₄ | 5.1 kΩ± 5 % | FG pin pull-up resistor | (Note 6) |

- Note 1: The required bootstrap capacitance value varies according to the motor drive conditions.

 Although the IC can operate at above the V_{BS} undervoltage level, it is however recommended that the capacitor voltage be greater than or equal to 3.5 V to keep the power dissipation small.
- Note 2: The following formula shows the detection current: $I_O = V_R \div R_1$ (at $V_R = 0.5 \text{ V (typ.)}$)

 Do not exceed a detection current of 0.7 A when using the IC.
- Note 3: A setup of over-current protection recovery and the refreshment operating time at the time of a return are set up in the combination of C_4 and R_2 which were shown in the formula. And recommends a setup of C_4 and R_2 from which refreshment operating time is set to 190 μ s or more. If the CS pin is not used, connect to the V_{REG} pin.

Over-current protection recovery time = $1.06 \times C_4 \times R_2$ [s]

Refreshment operating time =0.21 \times C₄ \times R₂ [s]

Note 4: With the combination of C_5 and R_3 shown in the table, the PWM frequency is around 20 kHz. The IC intrinsic error factor is around 10 %.

The PWM frequency is broadly expressed by the following formula. (In this case, the stray capacitance of the printed circuit board needs to be considered.)

$$f_c = 0.65 \div \{ C_5 \times (R_3 + 4.25 \text{ k}\Omega) \}$$
 [Hz]


 R_3 creates the reference current of the PWM triangular wave charge/discharge circuit. If R_3 is set too small it exceeds the current capacity of the IC internal circuits and the triangular wave distorts. Set R_3 to at least 9 k Ω .

- Note 5: When using the IC, adjustment is required in accordance with the use environment. When mounting, place as close to the base of the IC leads as possible to improve noise elimination.
- Note 6: The FG pin is open drain. If the FG pin is not used, connect to the GND.
- Note 7: If noise is detected on the Input signal pin, add a capacitor between inputs.
- Note 8: A Hall device should be an indium antimony system. It is recommend that the peak Hall device voltage be set more than 300 mV




12. Internal circuit diagrams


Internal circuit diagram of HU+, HU-, HV+, HV-, HW+, HW- input pins




Internal circuit diagram of Vs pin




Internal circuit diagram of FG pin



Internal circuit diagram of FGC pin



Internal circuit diagram of RS pin






13. Package Information


13.1. Package Dimensions

P-HSSOP31-0918-0.80-002

Unit:mm



Detailed illustration of Part F.



Note)

- 1. *1, *2: Does not include leftover resin.
- 2. *3: Does not include leftover tiebar.

Weight: 0.7 g (typ.)

Figure 13.1 Package Dimensions



13.2. Marking




Figure 13.2 Marking



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY
 CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation,
 equipment used in nuclear facilities, equipment used in the aerospace industry, and lifesaving and/or life supporting medical equipment. IF
 YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any
 infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any
 intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR
 PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
 INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING
 WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2)
 DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR
 INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
 ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for
 the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass
 destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations
 including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export
 and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and
 regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please
 use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including
 without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT
 OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/

单击下面可查看定价,库存,交付和生命周期等信息

>>Toshiba(东芝)