
CDMOS Linear Integrated Circuit Silicon Monolithic

# TC78B009FTG

Sensorless PWM predriver for 3-phase brushless motor

### 1. Outline

The TC78B009FTG is a 3-phase PWM chopper predriver for sensorless brushless motor. Motor speed can be controlled by selecting among the PWM duty cycle, analog voltage, and I<sup>2</sup>C. Non-volatile memory (NVM) is implemented and it can set according to the motors and directions for use. It also realizes closed loop speed control function without an external microcomputer. TC78B009FTG is used with six external MOSFETs inverter to drive sensorless brushless motors of which output range is wide.



Weight: 0.06 g (typ.)


### 2. Applications

Fan, Pump, Portable Vacuum motors

### 3. Features

- Sensorless PWM drive
- Capable to drive Delta or Wye configured motors
- Operating voltage: 5.5 to 27V (absolute maximum rating: 30V)
- Predriver for high side and low side N-ch MOSFETs drive
- 8 selectable levels of gate drive current
- Built-in closed loop speed control with adjustable speed curve
- Motor speed control by analog voltage, PWM duty cycle, or I<sup>2</sup>C
- Serial interface (I<sup>2</sup>C) for various settings
- Standby mode (by STBY pin)
- Current monitor output (PHBF pin)
- CW/CCW control (CWCCW pin)
- Brake input pin (BRAKE pin)
- Rotation speed output (FG pin)
- Abnormality detection output (ALERT pin)
- Thermal shutdown (TSD)
- Under voltage lockout (UVLO)
- Charge pump low voltage detection (CPVSD)
- Output current limit (OCP)
- Over current detection (ISD)
- Lock protection
- Small QFN36 package

### 4. Block Diagram



Note: Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.



### 5. Pin assignment




Figure 5.1 Pin assignment

### 6. Pin Description

Pin No.	Pin name	Input / output	Pin description
1	PHBF	OUT	Output pin for output current monitor
2	PH	—	Peak hold setting pin
3	TESTO	—	TEST output pin
4	TESTI	—	TEST pin
5	GND	—	GND pin
6	RSG	—	Connection pin for shunt resistor at GND side
7	RSB	IN	Input pin for output current monitor
8	RSA	IN	Input pin for output current control
9	NC	—	Non connection pin
10	GLU	OUT	Output pin for U-phase low side FET gate drive
11	OUTU	IN	Input pin for U-phase motor connection
12	GHU	OUT	Output pin for U-phase high side FET gate drive
13	GLV	OUT	Output pin for V-phase low side FET gate drive
14	OUTV	IN	Input pin for V-phase motor connection
15	GHV	OUT	Output pin for V-phase high side FET gate drive
16	GLW	OUT	Output pin for W-phase low side FET gate drive
17	OUTW	IN	Input pin for W-phase motor connection
18	GHW	OUT	Output pin for W-phase high side FET gate drive
19	NC	—	Non connection pin
20	СРМ	_	Connection pin for a capacitor to pump up at negative side of charge pump
21	CPP	_	Connection pin for a capacitor to pump up at positive side of charge pump
22	VCP	_	Connection pin for a capacitor of charge pump accumulation
23	VM	—	Power supply pin
24	NC	—	Non connection pin
25	VREG	—	Output pin for 5V reference voltage
26	SEL	IN	Input pin for selecting speed control command
27	CWCCW	IN	Input pin for selecting rotation direction
28	BRAKE	IN	Brake input pin
29	STBY	IN	Standby input pin
30	SPD	IN	Input pin for speed control command
31	SCL	IO	Clock line pin for I <sup>2</sup> C communication
32	SDA	IO	Data line pin for I <sup>2</sup> C communication
33	ID1	IN	Input pin for slave address setting 1
34	ID2	IN	Input pin for slave address setting 2
35	FG	OUT	Output pin for rotation speed
36	ALERT	OUT	Output pin for abnormality detection

### Table 6.1 Pin description

### 7. I/O Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

Pin symbol	Remarks	I/O internal circuit
CWCCW BRAKE SEL ID1 ID2	Connect to GND when unused.	CWCCW BRAKE SEL ID1 ID2 G G G G G G G G G G G G G G G G G G G
STBY	Connect to High voltage when unused.	STBY OF CYNOC
SPD	Connect to GND when unused.	SPD OF T
SCL	When I <sup>2</sup> C communication is unused, the voltage of SCL pin should be stable voltage, high or low (GND).	SCL OF
SDA	When I <sup>2</sup> C communication is unused, the voltage of SDA pin should be stable voltage, high or low (GND).	SDA T
ALERT FG	Connect a pull-up resistor. It should be open when unused.	ALERT FG

### TC78B009FTG

Pin symbol	Remarks	I/O internal circuit
PH RSB RSG	Connecting a 100 k $\Omega$ resistor and 0.1µF capacitor between GND and PH is recommended. Connect RSG and RSB to GND when unused. The PH should be open when unused.	VREG VREG RSB RSB RSG RSG
PHBF	Connect a resistor and a capacitor of low pass filter to PHBF, in consideration with ripple voltage. PHBF should be open when unused.	VREG VREG
RSA RSG	Connect RSA and RSG to GND when unused.	VREG VREG RSA VREG F RSG VREG F F F SG F F F F F F F F F F F F F F F
GLU GLV GLW		8V VM GLU GLV GLW

### TC78B009FTG

Pin symbol	Remarks	I/O internal circuit
GHU GHV GHW OUTU OUTV OUTW		VCP
VREG	Connecting 0.1µF capacitor between GNDs is recommended.	VM VM VREG
VCP CPP CPM	Connecting 0.1µF capacitor between VCP and VM is recommended. Connecting 0.01µF capacitor between CPP and CPM is recommended.	O VCP O CPP O CPP O CPP O CPP O CPP O CPM O CPM
TESTI	TESTI should be used connecting to GND.	
TESTO	TESTO should be used connecting to GND.	VREG TESTO OF TESTO

### 8. Functional Description

#### 8.1. Basic Operation

This IC can drive a 3-phase brushless motor without hall sensors. Non-volatile memory (NVM) is implemented and it can set according to the motors and directions for use. It also realizes closed loop speed control function without an external microcomputer. Standby mode is available to reduce the power consumption during idling.

After power-on, if STBY pin is disabled, IC reads parameters from NVM and stores them to the registers. After that, IC goes to brake sequence and moves to idle mode. When speed control command is set, IC starts the motor by startup sequence. When speed control command is stopped, IC stops the motor. When abnormal condition is detected, IC moves to error mode, and restart after restart time automatically. In error mode, if speed control command is stop, IC will move to idle mode.




Figure 8.1 Flowchart of basic operation

### 8.1.1. Standby Mode

The standby mode can be enabled by STBY pin. In the standby mode, each output pin turns OFF (Hi-Z state), and each error state is cleared. To move to the standby mode, the conditions are changed by the register settings, STBY\_MODE, in case of STBY pin is "Low" only, or in case of both STBY pin =Low and speed control command =0.

Also, when the normal operation state is moved to the standby mode, the standby mode condition is required 100 ms or more.

STBY pin	Register setting 14[7] STBY_MODE	Standby mode condition	State
	0	Moves to standby mode only if STBY pin is set to Low.	Standby mode
Low	1	Moves to standby mode under the conditions: STBY pin is set to Low and the speed control command is input to 0. (When MAXOFF=1, NOSTOP=1, or SPDINV=1 in the register settings, the mode cannot move to the standby mode.)	Standby mode
High	—	_	Normal operation

Table 8.1 Conditions to move to standby mode

### 8.1.2. Brake sequence

The period and function of brake sequence are set by register. The external FET states can be set by register.

Period of brake sequence (s)
0
1
2
3
4
5
6
7

Table 8.2 Period setting of Brake sequence

Table 8.3	External FET	state setting of	Brake sequence
-----------	--------------	------------------	----------------

Register setting 19[4] WAIT_MODE	Status of external FET
0	OFF(Hi-Z)
1	Short brake

Register setting 19[3] WAIT_CON	State
0	After period of brake sequence, the external FET state of WAIT_MODE is released, and is moved to idle mode.
1	After period of brake sequence, the brake sequence of the external FET state of WAIT_MODE is held. After the speed control command, the sequence moves to startup sequence without moving via idle mode. (Disable at period of brake sequence = 0s)

Table 8.4	State after Brake	sequence
-----------	-------------------	----------

#### 8.1.3. Idle mode

When the speed control command stops during normal rotation or error stop mode, IC moves to idle mode. In idle mode, all external FETs are turned off. When the speed control command is detected, IC moves to the startup sequence.

#### 8.1.4. Startup sequence

After speed control command is set, if motor is stopped or rotating in reverse direction, IC moves to sensorless step to drive motor through 1st DC excitation, 2nd DC excitation and forced commutation steps. The periods of 1st and 2nd DC excitations, and the forced commutation frequency can be set individually. After setting the speed control command, if the motor is idling in the forward direction, the IC moves to sensorless step directly.

The minimum frequency at which the idling of the motor can be detected depends on the forced commutation frequency.

Register setting 20[4:3] PreTIP	Period of 1st DC excitation (s)
00	0
01	0.2
10	0.5
11	1.0

Table 8.5 Period of 1st DC excitation

	Table 8.6	Period of 2nd DC excitation
--	-----------	-----------------------------

Register setting 20[2:0] TIP	Period of 2nd DC excitation (s)
000	0.1
001	0.2
010	0.4
011	0.6
100	0.8
101	1
110	1.5
111	2

Register setting 21[1:0] FST	Electrical angle frequency	Idling detection time (electrical angle frequency)
00	1.6Hz	200ms (5Hz)
01	3.2Hz	100ms (10Hz)
10	6.4Hz	50ms (20Hz)
11	12.8Hz	25ms (40Hz)

#### Table 8.8 Hysteresis voltage of position detection comparator in case of idling detection

Register setting 24[7:6] COMP_HYS	Hysteresis voltage
00	None
01	±100mV
10	±200mV
11	±300mV

### 8.1.5. Output current limit (OCP)

The IC has an output current limit function to restrain the current flowing to the motor. Motor current is detected by external shunt resistor and the detected voltage is inputted to RSA pin. When the voltage of RSA pin reaches or exceeds the output current limit circuit threshold voltage VOC, IC turns off the high side of external FETs to limit the motor current. The limitation is released in every PWM cycle.

Output current limit [A] = VOC/ resistance of shunt resistor

Output current limit moves from a startup current limit to a normal current limit after moving to sensorless step.

Additionally, the output current limit function has digital noise filter and analog noise filter to avoid malfunction by noises.

Register setting 23[6] OCP_LVL	Threshold of current limitation (VOC)	Gain of internal amplifier
0	0.25V	10x
1	0.125V	20x

Table 8.9 Normal current limit (VOC) setting

 $\cdot\,$  VOC value changes with an amplifier gain of output current monitor function.

Register setting 16[3:1] STARTCURRENT	Startup current VOC Voltage (V)	
000	VOC	
001	VOC×87.5%	
010	VOC×75.0%	
011	VOC×62.5%	
100	VOC×50.0%	
101	VOC×37.5%	
110	VOC×25.0%	
111	VOC×12.5%	

### Table 8.10 Startup current limit setting

Register setting 15[1:0] OCPMASK	Number of OCP CLK	OCP Filter time	Number of ISD CLK	ISD filter time
00	0	None	1	83 ns
01	4	500 ns	5	583 ns
10	6	666 ns	7	750 ns
11	7	750 ns	8	833 ns

Table 8.11 Digital filter (OCP, ISD) period setting

 $\cdot\,$  OCP filter time changes with ISD fiter time.

 Table 8.12
 Analog filter setting of RSA pin

Register setting 18[2:1] RS_SEL	Cutoff frequency
00	None
01	200kHz
10	100kHz
11	50kHz

Table 8.13	Enable/Disable setting of OCP function
------------	--

Register setting 16[0] OCPDIS	OCP function
0	Enable
1	Disable

### 8.1.6. Soft Start

The startup sequence operates with a soft start to prevent rush current.

Soft start increases the output duty gradually from 0 % until the output current reaches the startup current. If the speed control limitation is enabled, increasing speed of Duty is according to the register setting of the soft start duty change limitation. If the speed control limitation is disabled, increasing speed of Duty at soft start is limited to 8counts/2.7ms.

After moving to sensorless step, startup current limit moves to normal current limit. The moving acceleration rises by the current value determined by SS\_UP\_SEL every 350 ms to the current value set by a SS\_ADD\_SEL register after the Wait time progresses for 0 to 699 ms. However, when SS\_ADD\_SEL current value exceeds an output current limit, it does not exceed the output current limit value, and the output current limit value is the setting value.

If the motor is idling, the motor starts to rotate with sensorless (Normal current limit) step, without moving to startup sequence. The initial output Duty in this rotation depends on the max speed setting.




Figure 8.2 Output current limit setting at startup

Soft start duty change limit Register setting 17[3:1] SS_DUTYCHGLIMIT	Duty change for every 2.7ms (Δ/512)	Speed control time (s) 0% to 100%
000	64/8	0.17
001	2/8	5.53
010	3/8	3.69
011	4/8	2.76
100	6/8	1.84
101	10/8	1.11
110	20/8	0.55
111	56/8	0.20

#### Table 8.15 SS\_ADD\_SEL register setting

Register setting 17[7:6] SS_ADD_SEL	SS_ADD_SEL current (A)
00	Startup current limit setting value + {(Reference voltage Voc of output current limit circuit / shunt resistor)×0%} (=Startup current limit setting value)
01	Startup current limit setting value + {(Reference voltage Voc of output current limit circuit / shunt resistor)×30%}
10	Startup current limit setting value + {(Reference voltage Voc of output current limit circuit / shunt resistor)×40%}
11	Startup current limit setting value + {(Reference voltage Voc of output current limit circuit / shunt resistor)×50%}

#### Table 8.16 SS\_UP\_SEL register setting

Register setting 17[5:4] SS_UP_SEL	SS_UP_SEL current (A)
00	(Reference voltage Voc of output current limit circuit / shunt resistor)×1%
01	(Reference voltage Voc of output current limit circuit / shunt resistor)×2%
10	(Reference voltage Voc of output current limit circuit / shunt resistor)×5%
11	(Reference voltage Voc of output current limit circuit / shunt resistor)×10%

## Table 8.17 When the motor rotates from idling state, initial output Duty is settled by max speedsetting

Register setting 14[2:1] MAXSPEED		Max speed setting(rpm)
0	0	4096
0	1	8192
1	0	16384
1	1	32768

• When the motor rotates from idling state, initial output Duty is settled by max speed setting (MAXSPEED).

Initial output Duty = Detected rotation count / max speed / 2 Example:

In case of setting to MAXSPEED= 1,0, the max speed is 16384 rpm.

When 3000-rpm rotation is detected at startup, the initial output Duty is 3000 / 16384/ 2 =9.2%.

### 8.1.7. Speed control

In sensorless step, motor speed is controlled by limiting the output Duty change. The speed control is set with Duty change limit and Duty up time.

Table 8.18	Register	setting	of	Duty	up	time
------------	----------	---------	----	------	----	------


Register setting 17[0] DUTY_UP_TIME	Duty up time
0	2.7ms
1	10.8ms

Register setting 16[6:4] DUTYCHGLIMIT	Duty change (Δ/512)	Speed control time (s) at 2.7-ms Duty up time 0% to 100%
000	Disable: Open loop 64/8: Closed loop	0.17
001	2/8	5.53
010	3/8	3.69
011	4/8	2.76
100	6/8	1.84
101	10/8	1.11
110	20/8	0.55
111	56/8	0.20

#### Table 8.19 Register setting of Duty change limit

 Table 8.20
 Setting description of speed control

ltem	DC excitation to	During	During Open			
nem	Forced commutation	Acceleration	Stability Slow		loop	
Up timing	2.7ms	10.8ms/2.7ms	2.7ms		10.8ms/2.7ms	
Increasing and decreasing of Duty	Soft start duty change limit	Duty change limit		ol (Duty limit is bled.)	Duty change limit	



### Figure 8.3 Example of output Duty change timing at Duty change amount (3/8): Duty change limit = 010

### 8.1.8. Current monitor output (PHBF)

The motor's output current can be monitored from the PHBF pin by amplifying the RSB pin voltage detected by the external shunt resistor and converting it to a DC level with peak hold circuit.

The constant C1 for peak hold of the PH pin is 0.1  $\mu F,$  and R2 is 100k $\Omega.$ 

In consideration with ripple voltage of PHBF pin, low pass filter C2 and R3 should be connected.

Register setting 23[6] OCP_LVL	Threshold of current limitation (VOC)	Gain of internal amplifier
0	0.25V	10x
1	0.125V	20x

 Table 8.21
 Output current monitor function

•The gain of the internal amplifier is corresponding to VOC. (Table 8.21 is same as Table 8.9.)




Figure 8.4 Output current monitor function

### 8.1.9. Commutation Method and Lead Angle Control

The commutation angle and lead angle are controlled by register setting. The commutation angle can be selected among 120°, 135°, 142.5°, and 150°. Also, when a soft switching is selected, Duty changes gradually at switching commutation. According to the motor characteristics, the efficiency and noise are changed by adjustment of each commutation method and lead angle setting.


Additionally, the lead angle setting has a limitation. In case of 120° commutation, the lead angle can be set from 0° to 30°. But in case of 135° commutation, the lead angle setting is from 0° to 22.5°, so that the setting more than 22.5° is also 22.5°. In case of 142.5° and 150° commutations, the lead angle setting is from 0° to 15°, so that the setting more than 15° is also 15°.

Register setting 22 [7] SLOP	Register setting 22[6:5] LAP	Soft switching	Commutation angle
	00	No	120°
0	01	Yes	135°
0	10	Yes	150°
	11	Yes	142.5°
	00		120°
1	01	- No	135°
'	10	INU	150°
	11		150°


Table 8.22 Commutation method setting

Table 8.23	Lead angle setting
------------	--------------------


	Register setting 21[1:0] FST		Rotation speed (electrical angle)					
Register setting	00	Speed up	0Hz < f ≤ 100Hz	100Hz < f ≤ 200Hz	200Hz < f ≤ 300Hz	300Hz < f ≤ 400Hz	400Hz < f ≤ 500Hz	500Hz < f
21[7:4] LA	00	Speed down	0Hz < f ≤50Hz	50Hz < f ≤ 150Hz	150 Hz < f ≤ 250Hz	250 Hz < f ≤ 350Hz	350 Hz < f ≤ 450Hz	450Hz < f
	01 10	Speed up	0Hz < f ≤200Hz	200Hz < f ≤ 400Hz	400 Hz < f ≤ 600Hz	600 Hz < f ≤ 800Hz	800 Hz < f ≤ 1kHz	1kHz < f
	10	Speed down	0Hz < f ≤100Hz	100Hz < f ≤ 300Hz	300 Hz < f ≤ 500Hz	500 Hz < f ≤ 700Hz	700 Hz < f ≤ 900Hz	900Hz < f
0000	0		0°					
0001	1		3.75°					
0010	2		7.5°					
0011	3	3 11.25°						
0100	4					15°		
0101	5				1	8.75°		
0110	6					22.5°		
0111	7				2	6.25°		
1000	8					30°		
1001	9		7.5°	15°	15°	15°	18.75°	22.5°
1010	10		7.5°	7.5°	15°	15°	18.75°	22.5°
1011	11		0°	3.75°	7.5°	11.25°	15°	18.75°
1100	12		3.75°	7.5°	11.25°	15°	18.75°	22.5°
1101	13		7.5°	11.25°	15°	18.75°	22.5°	26.25°
1110	14		11.25°	15°	18.75°	22.5°	26.25°	30°
1111	15		3.75°	11.25°	18.75°	26.25°	30°	30°




OFF (Hi-Z) term



135° commutation, soft switching, 0° Lead angle








Figure 8.5 Timing chart of commutation waveform

### 8.1.10. Rotation Direction

The rotation direction is determined by CWCCW pin and register setting.

Register setting 14[6] DIR	Register setting state	CWCCW pin	Direction
0	Polarity reversal disable	Low	CW
0	Folding reversal disable	High	CCW
1	Delerity reversel enable	Low	CCW
1	Polarity reversal enable	High	CW

 Table 8.24
 Rotation direction setting

### 8.1.11. Brake Function

The short brake mode can be set by BRAKE pin and register setting.

BRAKE pin	Register setting 18[4] BRK_INV	Register setting description	State
Low	1	Polarity reversal enable (Low Active)	Short brake mode
LOW	0	Polarity reversal disable (High Active)	_
High	1	Polarity reversal enable (Low Active)	_
riigh	0	Polarity reversal disable (High Active)	Short brake mode

Table 8.25Brake function

### 8.1.12. PWM Frequency

The output PWM frequency of output is generated by dividing the IC internal clock.

Dividing	Output PWM frequency
512	23.4 kHz
256	46.9 kHz
128	93.7 kHz
64	187.5 kHz

### Table 8.26 Output PWM frequency corresponding to dividing

#### Table 8.27 Output PWM frequency setting

Register			Rotation speed (electrical angle)						
setting 22[4:2]	Speed up	0Hz < f ≤ 200Hz							
FPWM	Speed down	0Hz < f ≤ 100Hz	100Hz < f ≤ 300Hz	300Hz < f ≤ 500Hz	500Hz < f ≤ 700Hz	700Hz < f ≤ 900Hz	900Hz < f		
000	0	23.4kHz							
001	1	46.9kHz							
010	2		93.7kHz						
011	3		187.5kHz						
100	4	46.9kHz	46.9kHz	93.7kHz	93.7kHz	93.7kHz	187.5kHz		
101	5	23.4kHz	46.9kHz	93.7kHz	93.7kHz	93.7kHz	93.7kHz		
110	6	23.4kHz	23.4kHz	46.9kHz	46.9kHz	93.7kHz	93.7kHz		
111	7	23.4kHz	46.9kHz	93.7kHz	93.7kHz	187.5kHz	187.5kHz		

### 8.1.13. External FET Gate Drive Output

The external FET gate drive signal is output by a drive signal generated in the IC. This product incorporates 3 half bridge predrivers, and can drive high side and low side N-ch MOSFETs. The high side of external FET gate drive voltage is VM + 8V (typ.), low side of that is 8V (typ.). Slew rate adjustment is possible with the register settings of SOURCE, and SINK.

Register setting 23[5:3] SOURCE	Source current setting for high side and low side FET (mA)
000	10.0
001	13.9
010	19.3
011	26.8
100	37.3
101	51.8
110	72.0
111	100.0

Table 8.28	Source current setting for high side and low side FET
1 able 0.20	Source current setting for high side and low side i Li

Table 8.29	Sink current setting for high side and low side FET
------------	---

Register setting 23[2:0] SINK	Sink current setting for high side and low side FET (mA)
000	20.0
001	27.8
010	38.6
011	53.7
100	74.6
101	103.6
110	143.9
111	200.0

### 8.1.14. Dead Time Setting

When the normal operation mode moves to the short brake mode with BRAKE pin and moves reverse rotation with CWCCW pin , the dead time can be set not to flow rush current to external FETs.

 Table 8.30
 Auto dead time control enable / disable setting

Register setting 18[0] ANTITHROUGH	Auto Dead time control	
0	Enable	
1	Disable	

Table 8.31	Dead time	setting
------------	-----------	---------

Register setting 22[1:0] DEADTIME	Dead time
00	250ns (3clk)
01	500ns (6clk)
10	1000ns (12clk)
11	1500ns (18clk)

### 8.1.15. Speed Control Command

The speed control command is a signal which can control start, stop, and rotation count of the motor. The type of signal is determined by SEL pin and register setting, and it can be selected among I<sup>2</sup>C, PWM duty signal, and analog voltage signal.

In case of PWM Duty signal and analog voltage signal, it is controlled by SPD pin. The polarity of the signal can be set by the register setting.

SEL pin	Register setting 15[4] TSPSEL	Register setting 15[3] SPDINV	Speed control command	Signal polarity	State
High	_	—	I <sup>2</sup> C	_	Register setting: 27[7:0], 28[7:6] SPD [9:0] 512 to 1023 = 100%
	0	1	Analog voltage	Negative logic	$V_{VSP(L)} \rightarrow SPD \text{ command} = 512 (100\%)$ $V_{VSP(H)} \rightarrow SPD \text{ command} = 0 (0\%)$
Low	0	0	Analog voltage	Positive logic	$V_{VSP(L)}$ -> SPD command =0 (0%) $V_{VSP(H)}$ -> SPD command = 512 (100%)
	4	1	PWM Duty	Negative logic	Low active
			PWM Duty	Positive logic	High active

Table 8.32 Positive / negative logic process

When the SPD signal is an analog voltage signal, the resolution is 9 bit to the voltage between  $V_{VSP(L)}$  and  $V_{VSP(H)}$ . When the SPD signal is PWM Duty signal, the frequency range of input signal is 1 kHz to 100kHz. The Duty signal frequency is in the range of 1 kHz to 20 kHz. The resolution is 9 bit. When the frequency is 20 kHz or more, the resolution is lowered. For example, in case of 40 kHz, the resolution is 8 bit, and in case of 100 kHz, that is 7 bit.

### 8.1.15.1. Speed Control Command PWM Duty

In case of positive logic, Duty is updated at a rising edge of SPD. In case of negative logic, the polarity of the input signal is reversed in the IC. After that, the reversed signal is used as the positive logic.






Figure 8.6 Duty update at rising edge

•When "H" is held for 1.5ms or more from the last rising edge, the Duty is judged as 100%.





•When next rising edge does not come for 100ms or more from the last rising edge, the Duty is judged as 0%.



### Figure 8.8 When next rising edge does not come for 100ms or more from the last rising edge

·In case of Duty=100%, a pseudo edge is generated for every 1.5ms in the IC.




Figure 8.9 In case of Duty=100%

• Since the maximum resolution is 9 bit to the PWM Duty input, the narrow pulses are rounded up.




Figure 8.10 In case of rounding up the narrow pulse

### 8.1.16. Rotation Count Signal

The rotation count is determined by the signal which detects the motor position. It is also measured by pulse count of FG pin, or reading a value of  $I^2C$  register.

FG pin is an open drain output. Register can set the pulse count outputted per rotation of the motor.

Additionally, the settings are possible that the FG signal stops according to the stop of the speed control command, and outputs during idling of the motor.

#### Table 8.33 Relational equation between register setting value and rotation frequency

Register setting 29[7:0] 30[7:0]	Relational equation of rotation frequency per 1 electrical angle	
hz_cnt[15:0]	Rotation frequency[Hz]=250000/hz_cnt[15:0]	

### Table 8.34 FG setting and output pulse per rotation of motor

Register setting 15[7:5]	FG signal setting	Number of poles of motor				
FGSEL		2 poles	4 poles	6 poles	8 poles	10 poles
000	1 ppr	1	2	3	4	5
001	2/3 ppr	2/3	4/3	2	8/3	10/3
010	1/2 ppr	0.5	1	1.5	2	2.5
011	2 ppr	2	4	6	8	10
100	3 ppr	3	6	9	12	15
101	2.4 ppr	2.4	4.8	7.2	9.6	12
110	1/3 ppr	1/3	2/3	1	4/3	5/3
111	The signal is same as ALERT pin	_				

Table 8.35	FG signal control setting
------------	---------------------------

Register setting 14[0] FG_ON	FG signal setting	
0	FG stops without speed control command	
1	FG outputs without speed control command	

### 8.1.17. Number of Poles and Rotation count of Motor

The part which is controlled by the rotation count [rpm] such as a speed control, is controlled by the number of poles (POLEPAIR) setting. It converts 1 electric angle frequency to the rotation count [rpm], and is controlled.

Rotation count [rpm] = 1 electric angle frequency × (60s/ (Number of poles/2))

Register setting 14[5:3] POLEPAIR	Number of poles of motor
000	2
001	4
010	6
011	8
100	10
101	12
110	14
111	16

### Table 8.36 Number of pole pairs of motor

### 8.2. Speed control

The speed control of motors can be selected from Closed loop control and Open loop control.

Table 8.37 Speed control setting

Register setting 11[0] OPENLOOP	Speed control	
0	Closed loop	
1	Open loop	

### 8.2.1. Closed loop Control

The basic speed curve (relation between SPD signal value and rotation speed) of Closed loop speed control is as follows;




Figure 8.11 Speed curve example in Closed loop speed control

Description	Setting range	Setting method	Resolution
(1) Start Duty	0 to 49.8%	STARTDUTY / 512	0.2%
(2) Stop Duty	0 to 49.6%	STOPDUTY × 2/512	0.4%
(3) Max Duty	50.2 to 100%	(MAXDUTY + 257) / 512	0.2%
(4) Start rotation count (Start RPM)	0 to 4095	STARTRPM	1rpm
(5) Max rotation count (Max RPM)	Depending on (1), (3), and (6)	N/A	N/A
(6) Speed Slope	0 to 1280 rpm/%	SPEEDSLOP × 0.08	0.08rpm/%

<b>Table 8.38</b>	List of Closed	loop setting
-------------------	----------------	--------------

The maximum resolution is 9 bit for the SPD signal.


- When the SPD signal is an analog voltage signal, the resolution is 9 bit to the voltage between  $V_{VSP(L)}$  and  $V_{VSP(H).}$
- In the PWM Duty input, when the frequency of Duty signal is in the range of 1 kHz to 20 kHz, the resolution is 9 bit. When the frequency is 20 kHz or more, the resolution is lowered. For example, in case of 40 kHz, the resolution is 8 bit, and in case of 100 kHz, that is 7 bit.

Example of parameter setting: Setting target: Start Duty=20% Stop Duty=

Start Duty=20%, Stop Duty=18%, Max Duty=90% Start RPM=1500rpm, Max RPM=15000rpm

Register address	Register name	Setting range	Equation	Calculation example
3[7:0]	STARTDUTY [7:0]	0 to 255 (0% to 49.8%)	Start Duty × 512	0.20 × 512 =102
2[6:0]	STOPDUTY [6:0]	0 to 127 (0% to 49.6%)	Stop Duty × 256	0.18 × 256 = 46
5[7:0]	MAXDUTY[7:0]	0 to 255 (50.2% to 100%)	Max Duty × 512 – 257	0.90 × 512 – 257 = 204
6[7:0] 7[7:4]	STARTRPM[11:0]	0 to 4095 (0rpm to 4095rpm)	Start rotation count	1500
8[7:0] 9[7:2]	SPEEDSLOP [13:0]	0 to 16383 (0rpm/% to 1280rpm/%)	64×(Max RPM – Start RPM) / (MAXDUTY –STARTDUTY + 257)	(15000 – 1500) / (204 – 102 + 257) × 64=2407

#### Table 8.39 Example of parameter setting






Figure 8.12 Example of Closed loop speed curve (option (1))

Table 8.40	Closed loop setting of option (1)	)
------------	-----------------------------------	---

Description	Setting range	Setting method	Resolution
(1) Start Duty	0 to 49.8%	STARTDUTY / 512	0.2%
(2) Stop Duty	0 to 49.6%	STOPDUTY × 2 / 512	0.4%
(3) Max Duty	50.2 to 100%	(MAXDUTY + 257) / 512	0.2%
(4) Start rotation count (Start RPM)	0 to 4095	STARTRPM	1rpm
(5) Max rotation count (Max RPM)	Depending on (1), (3), and (6)	N/A	N/A
(6) Speed Slope	0 to 1280 rpm/%	SPEEDSLOP × 0.08	0.08rpm/%
(7) Open loop to Closed loop	(Max Duty – 6.4%) to (Max Duty – 0.4%)	(MAXDUTY + 257 - (MAXDUTYHYS + 1) × 2) / 512	0.4%

Example of parameter setting:  $\tilde{a}$ 

Setting target:

Start duty=20%, Stop duty=18%, Max duty=90%, Max duty hysteresis=4%(86%) Start RPM=1500 rpm, Max RPM=15000 rpm

Register address	Register name	Setting range	Equation	Calculation example
3[7:0]	STARTDUTY [7:0]	0 to 255 (0% to 49.8%)	Start Duty × 512	0.20 × 512 =102
2[6:0]	STOPDUTY [6:0]	0 to 127 (0% to 49.6%)	Stop Duty × 256	0.18 × 256 = 46
5[7:0]	MAXDUTY [7:0]	0 to 255 (50.2% to 100%)	Max Duty × 512 – 257	0.90 × 512 – 257 = 204
6[7:0] 7[7:4]	STARTRPM[11:0]	0 to 4095 (0rpm to 4095rpm)	Start rotation count	1500
8[7:0] 9[7:2]	SPEEDSLOP [13:0]	0 to 16383 (0rpm/% to 1280rpm/%)	64×(Max RPM – Start RPM) / (MAXDUTY –STARTDUTY + 257)	(15000-1500)/(204 – 102 + 257) × 64 = 2407
7[3:0]	MAXDUTYHYS [3:0]	0 to 15 (0.4% to 6.4%)	(Max duty hysteresis [%] / 0.4) - 1	4 / 0.4 – 1=9

 Table 8.41
 Example of Closed loop parameter setting for option (1)

#### Option (2): NOSTOP, MAXOFF setting

According to the setting, the operation of which SPD command is start Duty or less, is as follows.

Table 8.42	Operation of which SPD c	ommand is start Duty or lea	ss, in Closed loop control
------------	--------------------------	-----------------------------	----------------------------

Register	Register Register Target speed				
setting 9[1] MAXOPEN	setting 2[7] NOSTOP	setting 9[0] MAXOFF	SPD duty =0%	0% < SPD duty ≤ Stop Duty	Stop Duty < SPD duty ≤ Stat duty
	0	0	0	0	Duty up: 0 Duty down: Start rotation count
0	0	1	Max rotation count	0	Duty up: 0 Duty down: Start rotation count
	1	0	Start rotation count	Start rotation count	Start rotation count
	1	1	Max rotation count	Max rotation count	Start rotation count
1	0	0	0	0	Duty up: 0 Duty down: Start rotation count
	0	1	100% Output	0	Duty up: 0 Duty down: Start rotation count
	1	0	Start rotation count	Start rotation count	Start rotation count
	1	1	100% Output	100% Output	Start rotation count





Figure 8.13 Example of Closed loop speed curve (option (2)) (MAXOPEN=0)





Option (3): Addition of change duty point




Figure 8.15 Example of Closed loop speed curve (option (3))

Description	Setting range	Setting method	Resolution
(1) Start Duty	0 to 49.8%	STARTDUTY / 512	0.2%
(2) Stop Duty	0 to 49.6%	STOPDUTY × 2 / 512	0.4%
(3) Max Duty	50.2 to 100%	(MAXDUTY + 257) / 512	0.2%
(4) Start rotation count (Start RPM)	0 to 4095	STARTRPM	1rpm
(5) Max rotation count (Max RPM)	Depending on (1), (3), and (6)	N/A	N/A
(6) Speed Slope 1	0 to 1280 rpm/%	SPEEDSLOP × 0.08	0.08rpm/%
(8) Change Duty	0.4 to 99.6%	CHANGEDUTY × 2 / 512	0.4%
(9) Speed Slope 2	0 to 1280 rpm/%	SPEEDSLOP2 × 0.08	0.08rpm/%

Table 8.43	List of Closed loo	op setting for o	ption (3)
------------	--------------------	------------------	-----------

When the change Duty point is used, the change Duty should be set between start Duty and max. Duty. When the change Duty is not used, CHANGEDUTY should be set to 0.

Example of parameter setting:  $\tilde{a}$ 

Setting target:

Start Duty=20%, Stop Duty=18%, Max Duty=90%

Start RPM=1500rpm, 50%Duty RPM=5000rpm, Max RPM=15000rpm

Register address	Register name	Setting range	Equation	Calculation example
3[7:0]	STARTDUTY [7:0]	0 to 255 (0% to 49.8%)	Start Duty × 512	0.20 × 512 = 102
2[6:0]	STOPDUTY [6:0]	0 to 127 (0% to 49.6%)	Stop Duty × 256	0.18 × 256 = 46
5[7:0]	MAXDUTY [7:0]	0 to 255 (50.2% to 100%)	Max Duty × 512 – 257	0.90 × 512 – 257 = 204
4[7:0]	CHANGEDUTY [7:0]	1 to 255 (0.4% to 99.6%)	Change Duty × 256	0.50 × 256 = 128
6[7:0] 7[7:4]	STARTRPM[11:0]	0 to 4095 (0rpm to 4095rpm)	Start RPM	1500
8[7:0] 9[7:2]	SPEEDSLOP [13:0]	0 to 16383 (0rpm/% to 1280rpm/%)	64×(Change Duty RPM – Start RPM) / (CHANGEDUTY × 2 – STARTDUTY)	(5000-1500) / (128×2- 102) × 64 = 1455
10[7:0] 11[7:2]	SPEEDSLOP2 [13:0]	0 to 16383 (0rpm/% to 1280rpm/%)	64×(Max RPM – Change Duty RPM) / (MAXDUTY + 257 – CHANGEDUTY × 2)	(15000 - 5000) / (204 + 257 - 128 × 2) × 64 = 3122

 Table 8.44
 Example of Closed loop parameter setting for option (3)

Addition of change duty can be used with option (1) and (2).

### 8.2.2. Limitation of the Rotation Count Change

By limiting the change amount in case of decreasing the rotation count, the motor avoids stopping when the rotation count of the motor is lowered rapidly.

Register setting 18[7:5] RPMLIMIT	Rotation count change (rpm)
000	No limitation
001	512
010	2200
011	3800
100	5400
101	7000
110	8600
111	10240

#### Table 8.45 Limitation setting of the rotation count change

#### Rotation count of motor




Figure 8.16 Image until actual rotation count reaches target count

### 8.2.3. Open Loop Speed Control




Figure 8.17 Speed curve example in Open loop speed control

Description	Setting range	Setting method	Resolution
(1) Start Duty	0 to 49.8%	STARTDUTY / 512	0.2%
(2) Stop Duty	0 to 49.6%	STOPDUTY × 2 / 512	0.4%
(3) Max Duty	50.2 to 100%	(MAXDUTY + 257) / 512	0.2%
(4) Min output	0 to 49.8%	STARTRPM[11:4] / 512	0.2%
(5) Max output	Depending on (1), (3), and (6)	N/A	N/A
(6) Speed Slope	0 to 16 output %/ input %	SPEEDSLOP / 1024	1/1024 output %/ input %

#### Table 8.46 List of Open loop setting

The maximum resolution is 9 bit for the SPD signal.

- When the SPD signal is an analog voltage signal, the resolution is 9 bit to the voltage between  $V_{VSP(L)}$  and  $V_{VSP(H).}$ 

• In the PWM Duty input, when the frequency of Duty signal is in the range of 1 kHz to 20 kHz, the resolution is 9 bit. When the frequency is 20 kHz or more, the resolution is lowered. For example, in case of 40 kHz, the resolution is 8 bit, and in case of 100 kHz, that is 7 bit.

When the output PWM frequency is 23.4 kHz, the output PWM resolution is 9 bit. If the output PWM frequency is high, the output resolution is lowered.

Example of parameter setting: Setting target: Start Duty=20%, Stop Duty=18%, Max Duty=90% Min output Duty=10%, Max output Duty=95%

Register address	Register name	Setting range	Equation	Calculation example		
3[7:0]	STARTDUTY [7:0]	0 to 255 (0% to 49.8%)	Start Duty × 512	0.20 × 512 =102		
2[6:0]	STOPDUTY [6:0]	0 to 127 (0% to 49.6%)	Stop Duty × 256	0.18 × 256 = 46		
5[7:0]	MAXDUTY[7:0]	0 to 255 (50.2% to 100%)	Max Duty × 512 – 257	0.90 × 512 – 257 = 204		
6[7:0]	STARTRPM[11:4]	0 to 255 (0% to 49.8%)	Min output Duty × 512	0.10 × 512 = 51		
8[7:0] 9[7:2]	SPEEDSLOP [13:0]	0 to 16383 (0 output / input % to16 output / input %)	1024 × (Max output Duty × 512 – STARTRPM)/(MAXDUTY – STARTDUTY + 257)	(0.95 × 512 – 51)/(204 + 257 – 102) × 1024 = 1241		

#### Table 8.47 Example of Open loop parameter setting

Option (1): Max Duty or more, Output Duty=Input Duty

If it is enabled, MAXOPEN should be set to 1. The hysteresis to the change Duty can be set in MAXDUTYHYS.


Option (2): NOSTOP, MAXOFF setting

According to the setting, the operation of which SPD command is start Duty or less, is as follows.

According to MAXOPEN, NOSTOP, and MAXOFF settings, the operation of which Duty is start Duty or less, is as follows.

Register	Register	Register		Target speed		
setting 9[1] MAXOPEN	setting 2[7] NOSTOP	setting 9[0] MAXOFF	SPD duty =0%	0% < SPD duty ≤ Stop Duty	Stop Duty < SPD duty ≤ Stat duty	
	0	0	0	0	Duty up: 0 Duty down: Min Output	
0	0	1	Max Output	0	Duty up: 0 Duty down: Min Output	
	1	0	Min Output	Min Output	Min Output	
	1	1	Max Output	Max Output	Min Output	
	0	0	0	0	Duty up: 0 Duty down: Min Output	
1	0	1	100% Output	0	Duty up: 0 Duty down: Min Output	
	1	0	Min Output	Min Output	Min Output	
	1	1	100% Output	100% Output	Min Output	

Table 8.48 List of MAXOPEN, NOSTOP, and MAXOFF settings





Option (3): Addition of change duty point




Figure 8.20 Example of Open loop speed curve (option (3))

Description	Setting range	Setting method	Resolution
(1) Start Duty	0 to 49.8%	STARTDUTY / 512	0.2%
(2) Stop Duty	0 to 49.6%	STOPDUTY x 2 / 512	0.4%
(3) Max Duty	50.2 to 100%	(MAXDUTY + 257) / 512	0.2%
(4) Min output	0 to 49.8%	STARTRPM[11:4] / 512	0.2%
(5) Max output	Depending on (1), (3), and (6)	N/A	N/A
(6) Speed Slope 1	0 to 16output % / input %	SPEEDSLOP / 1024	1/1024 output %/ input %
(8) Change Duty	0.4 to 99.6%	CHANGEDUTY x 2 / 512	0.4%
(9) Speed Slope 2	0 to 16output % / input %	SPEEDSLOP2 / 1024	1/1024 output %/ input %

Table 8.49	List of Open	loop settings	for opstion (3)
------------	--------------	---------------	-----------------

When the change Duty point is used, the change Duty should be set between start Duty and max. Duty. When the change Duty is not used, CHANGEDUTY should be set to 0.

Example of parameter setting:

Setting target:

Start Duty=20%, Stop Duty=18%, Max Duty=90%, Change Duty=50%

Start output Duty =10%, 50% Change Duty output=40%, Max output Duty=95%

Register address	Register name	Setting range	Equation	Calculation example	
3[7:0]	STARTDUTY [7:0]	0 to 255 (0% to 49.8%)	Start Duty × 512	0.20 × 512 = 102	
2[6:0]	STOPDUTY [6:0]	0 to 127 (0% to 49.6%)	Stop Duty × 256	0.18 × 256 = 46	
5[7:0]	MAXDUTY [7:0]	0 to 255 (50.2% to 100%)	Max Duty × 512 – 257	0.90 × 512 – 257 = 204	
4[7:0]	CHANGEDUTY [7:0]	1 to 255 (0.4% to 99.6%)	Change Duty × 256	0.50 × 256 = 128	
6[7:0]	STARTRPM [11:4]	0 to 255 (0% to 49.8%)	Min output Duty × 512	0.10 × 512 = 51	
8[7:0] 9[7:2]	SPEEDSLOP [13:0]	0 to 16383 (0 output % / input % to 16 output % / input %)	1024 × (Output Duty at Change Duty × 512 – STARTRPM) / (CHANGEDUTY × 2 – STARTDUTY)	(0.40 × 512 – 51) / (128 × 2 – 102) × 1024 = 1022	
10[7:0] 11[7:2]	SPEEDSLOP2 [13:0]	0 to 16383 (0output %/ input % to 16 output % / input %)	1024 × (Max output Duty × 512 – Output duty at Change Duty) / (MAXDUTY – CHANGEDUTY × 2 + 257)	(0.95 × 512 – 0.40 × 512) / (204 + 257 – 128 × 2) × 1024 = 1404	


## Table 8.50 Example of Open loop parameter setting for option (3)

Addition of change duty can be used with option (1) and (2).

# 8.3. I<sup>2</sup>C and NVM

Data of internal registers can be communicated via  $I^2C$ . Each setting parameter is read from non-volatile memory (NVM), and is stored to the register.

## 8.3.1. I<sup>2</sup>C communication



### Figure 8.21 Start condition, stop condition, and data communication

- Write procedure of I<sup>2</sup>C communication
  - (1) Start condition
  - (2) Slave address of I<sup>2</sup>C + Write
  - (3) Register address
  - (4) Write control data
  - (5) Stop condition

### Table 8.51 I<sup>2</sup>C communication: SDA minimum data control

S	$I^2C$	C Slave Address A Register Address A					Α	Con	trol I	)ata						Α	Р										
	A6	A5	A4	A3	A2	A1	A0	R/W	A7	A6	A5	A4	A3	A2	A1	A0		D7	D6	D5	D4	D3	D2	D1	D0		
	с.	Cto	rt oc	بالم ص	Li o m																						

• S : Start condition

 $\mathbf{S}$ 

- A : Acknowledge
- P : Stop condition
- Read procedure of  $I^2C$  communication
  - (1) Start condition
  - (2) Slave address of I<sup>2</sup>C + Write
  - (3) Register address
  - (4) Start condition
  - (5) Slave address of I<sup>2</sup>C + Read
  - (6) Read control data
  - (7) Stop condition

## 8.3.2. NVM Setting

Slave address can be set with ID2 pin and ID1 pin. When both ID2 pin and ID1 pin are set to Low, the slave address can be changed by writing the predetermined slave address to the register.

ID2 pin	ID1 pin	Slave address	Note
Low	Low	0101001 (Initial value)	Register 25[7:1]:SLAVE_ADRS
Low	Low		It can be stored to NVM.
Low	High	0101001	_
High	Low	0101101	—
High	High	0110010	_

Table 8.52 Slave address setting


• How to read and write to NVM is as follows.

### • Read procedure of NVM

- (1) 8'b0000\_0000 should be written to the register address:86.
- (2) When 8<sup>-</sup>b0000\_0001 should be written to the register address:87, NVM is started to read.
- (3) Waiting time
- (4) Register address: 87 should be read and 8'b0000\_0000 is confirmed.

### • Write procedure of NVM

- (1) 8'b0000\_0001 should be written to the register address:86
- (2) When 8'b0000\_0001 should be written to the register address:87, NVM is started to read.
- (3) Waiting time
- (4) Register address:87 should be read and 8'b0000\_0000 is confirmed.
   \* If the write operation is not completed for a certain period,
- (5) 8'b0000\_0000 should be written to the register address:87, and the write operation of NVM is forced to end.





### 8.3.3. Normal Register

ADDR ESS	Bit	Name	Description	NVM	Read:R Write:W	Initial value
0	7:6	—	—	—	R	0
0	5	CP_LOW	Error state of charge pump voltage drop (0: Normal, 1: Error)	—	R	0
0	4	TSD	Error state of temperature (0: Normal, 1: Error)	—	R	0
0	3	ISD	Error state of over current (0: Normal, 1: Error)	_	R	0
0	2	OV_SPD	Error state of maximum rotation number (0: Normal, 1: Error)	_	R	0
0	1	UD_SPD	Error state of minimum rotation number (0: Normal, 1: Error)	_	R	0
0	0	ST_FAIL	Error state of startup (0: Normal, 1: Error)	—	R	0
1	7:0	USERID	Free	$\checkmark$	R/W	0
2	7	NOSTOP	No stop mode (0: disable, 1: enable)	$\checkmark$	R/W	0
2	6:0	STOPDUTY	Stop Duty	$\checkmark$	R/W	0
3	7:0	STARTDUTY	Start Duty	$\checkmark$	R/W	0
4	7:0	CHANGEDUTY	Duty of inflection point	$\checkmark$	R/W	0
5	7:0	MAXDUTY	Max Duty	$\checkmark$	R/W	0
6	7:0	STARTRPM	Start rotation number	$\checkmark$	R/W	0
7	7:4	STARTRPM	Start rotation number	$\checkmark$	R/W	0
7	3:0	MAXDUTYHYS	Hysteresis of recovery from Open loop to Closed loop	$\checkmark$	R/W	0
8	7:0	SPEEDSLOP	Curve slope	$\checkmark$	R/W	0
9	7:2	SPEEDSLOP	Curve slope	$\checkmark$	R/W	0
9	1	MAXOPEN	OPEN control of Max Duty or more (0: disable, 1: enable)	$\checkmark$	R/W	0
9	0	MAXOFF	Full speed at SPD command OFF (0: disable, 1: enable)	$\checkmark$	R/W	0
10	7:0	SPEEDSLOP2	Curve slope after inflection point	$\checkmark$	R/W	0
11	7:2	SPEEDSLOP2	Curve slope after inflection point	$\checkmark$	R/W	0
11	1	VCP_MASK	Low voltage detection of charge pump (0: enable, 1: disable)	$\checkmark$	R/W	0
11	0	OPENLOOP	OPEN LOOP/CLOSEDLOOP (0: Closed loop, 1: Open loop)	$\checkmark$	R/W	0
12	7	КІХ	KI x 8 (0:1 x, 1:8 x)	$\checkmark$	R/W	0
12	6:0	КІ	KI (0 to 127)	$\checkmark$	R/W	0
13	7	КРХ	KP x 8 x (0:1 x, 1:8 x)	$\checkmark$	R/W	0
13	6:0	KP	KP (0 to 127)	$\checkmark$	R/W	0
14	7	STBY_MODE	Standby mode	$\checkmark$	R/W	0
14	6	DIR	Polarity of rotation direction of CWCCW pin (0: positive, 1: negative)	$\checkmark$	R/W	0
14	5:3	POLEPAIR	Pole pair number	$\checkmark$	R/W	0
14	2:1	MAXSPEED	Max speed setting to determine Initial output duty, when the motor rotates from idling.	$\checkmark$	R/W	0
14	0	FG_ON	FG pin control	$\checkmark$	R/W	0
15	7:5	FGSEL	Pulse number of FG pin	$\checkmark$	R/W	0
15	4	TSPSEL	Selection of SPD pin input signal (0: Analog voltage, 1:PWM Duty)	$\checkmark$	R/W	0
15	3	SPDINV	SPD input polarity (0: positive, 1: negative)	$\checkmark$	R/W	0
15	2	LATCH	Abnormality detection (0: Auto restart, 1: Latch)	$\checkmark$	R/W	0
15	1:0	OCPMASK	OCP filter setting	$\checkmark$	R/W	0
16	7	LOCKDIS	Forced commutation protection (0: enable, 1: disable)	$\checkmark$	R/W	0
16	6:4	DUTYCHGLIMIT	Limitation of Duty change	$\checkmark$	R/W	0

# TC78B009FTG

ADDR ESS	Bit	Name	Description	NVM	Read:R Write:W	Initial value
16	3:1	STARTCURRENT	Limitation of start current	$\checkmark$	R/W	0
16	0	OCPDIS	Limitation function of output current (0: enable, 1: disable)	$\checkmark$	R/W	0
17	7:6	SS_ADD_SEL	Current limitation setting when start current limitation moves to normal current limitation	$\checkmark$	R/W	0
17	5:4	SS_UP_SEL	Setting of current limitation increasing per 320 ms in SS_ADD_SEL	$\checkmark$	R/W	0
17	3:1	SS_DUTYCHGLIMIT	Duty limitation at soft start	$\checkmark$	R/W	0
17	0	DUTY_UP_TIME	Up time of Duty change (0:2.7ms , 1:10.8ms)	$\checkmark$	R/W	0
18	7:5	RPMLIMIT	Limitation setting of target rotation number change	$\checkmark$	R/W	0
18	4	BRK_INV	Polarity setting of BRAKE pin (0: positive, 1: negative)	$\checkmark$	R/W	0
18	3	isd_mask	Over current detection (0: enable, 1: disable)	$\checkmark$	R/W	0
18	2:1	RS_SEL	Input filter setting of RSA pin	$\checkmark$	R/W	0
18	0	ANTITHROUGH	Auto Dead time control (0: enable, 1: disable)	$\checkmark$	R/W	0
19	7:5	WAIT_TIME	Time setting of brake sequence	$\checkmark$	R/W	0
19	4	WAIT_MODE	Output FET state of brake sequence	$\checkmark$	R/W	0
19	3	WAIT_CON	Moving state after brake sequence	$\checkmark$	R/W	0
19	2	LOCK_BRK	Short brake setting at lock protection (0: OFF, 1: Short brake)	$\checkmark$	R/W	0
19	1	alertinv	Polarity of ALERT pin (0: High=Error, 1: Low=Error)	$\checkmark$	R/W	0
19	0	tsd_mask	Thermal shutdown (0: enable, 1: disable)	$\checkmark$	R/W	0
20	7:5	TRE	Restart time setting	$\checkmark$	R/W	0
20	4:3	PreTIP	Setting the first DC excitation time	$\checkmark$	R/W	0
20	2:0	TIP	Setting the second DC excitation time	$\checkmark$	R/W	0
21	7:4	LA	Lead angle setting	$\checkmark$	R/W	0
21	3:2	FMAX	Setting of detection rotation number of maximum rotation speed error	$\checkmark$	R/W	0
21	1:0	FST	Setting forced commutation frequency	$\checkmark$	R/W	0
22	7	SLOP	Soft switching setting	$\checkmark$	R/W	0
22	6:5	LAP	Setting conduction angle	$\checkmark$	R/W	0
22	4:2	FPWM	Output PWM frequency setting	$\checkmark$	R/W	0
22	1:0	DEADTIME	Dead time setting	$\checkmark$	R/W	0
23	7	ISD_LVL	ISD threshold setting (0:1V, 1:0.5V)	$\checkmark$	R/W	0
23	6	OCP_LVL	Gain settings of output current limitation threshold and output current monitor function	$\checkmark$	R/W	0
23	5:3	SOURCE	Source current setting of predriver	$\checkmark$	R/W	0
23	2:0	SINK	Sink current setting of predriver	$\checkmark$	R/W	0
24	7:6	COMP_HYS	Hysteresis voltage setting of position detection comparator	$\checkmark$	R/W	0
24	5:0	—	—	$\checkmark$	R/W	0
25	7:1	SLAVE_ADRS	I <sup>2</sup> C Slave address	$\checkmark$	R/W	0x29
25	0	—	_	$\checkmark$	R/W	0
26	7:0	—	—	_	R/W	0
27	7:0	SPD	Setting of speed command	—	R/W	0
28	7:6	SPD	Setting of speed command	—	R/W	0
28	5:0	—	—	—	R/W	0
29	7:0	hz_cnt	Rotation frequency		R	0
30	7:0	hz_cnt	Rotation frequency	—	R	0
86	7:1	_	<b> </b>	_	R/W	0

# TC78B009FTG

ADDR ESS	Bit Name		Description	NVM	Read:R Write:W	Initial value
86	0	NVM_W/R	READ/WRITE or NVM (0:READ enable,1:WRITE enable)	—	R/W	0
87	7:1	—	—	_	R/W	0
87	0	NVM_ST	NVM processing (0: Processing end, 1: Processing start)	_	R/W	0

# 8.4. Abnormality Detection (Error Mode)

## 8.4.1. Various Abnormality Detection

The abnormality detection functions include power supply low voltage detection, output over current detection, charge pump low voltage detection, thermal shutdown, over maximum speed detection, under minimum speed error detection, and startup failure detection.

When the abnormality state is detected, the IC enters to the error mode. The IC stops operation when power supply low voltage is detected. The output FETs are all off in cases of output over current detection, charge pump low voltage detection, thermal shutdown, and over maximum speed detection. Output FETs are all OFF or short brake depending on the register setting in cases of under minimum speed error detection and startup failure detection. The abnormal detection signal is output with ALART pin. In error mode, which abnormality detection works can be read from the register by I<sup>2</sup>C, except UVLO.

Abnormal detection	Read register	Detect condition	Release condition
Power supply low voltage (UVLO)	_	VM < 3.9V or VREG < 3.7V	VM > 4.2 and VREG > 4.0V
Output over current (ISD)	ISD 0[3]	Output current > ISD threshold	<ul> <li>Output current &lt; ISD threshold <u>AND</u></li> <li>Auto restart after TRE <u>OR</u> Release operate</li> </ul>
Charge pump low voltage (CPVSD)	CP_LOW 0[5]	VCP - VM < 3.7V	<ul> <li>VCP-VM &gt; 4.0V <u>AND</u></li> <li>Auto restart after TRE <u>OR</u> Release operate</li> </ul>
Thermal shutdown (TSD)	TSD 0[4]	Tj > 170°C	<ul> <li>•Tj &lt; 130°C <u>AND</u></li> <li>• Auto restart after TRE <u>OR</u> Release operate</li> </ul>
Over maximum speed (FMAX ERROR)	OV_SPD 0[2]	FMAX setting < Current frequency FMAX:0.75kHz/1.5kHz/3kHz/disable	Auto restart after TRE <u>OR</u> Release operate
Under minimum speed (FMIN ERROR)	UD_SPD 0[1]	FST setting > current frequency FST:1.6Hz/3.2Hz/6.4Hz/12.8Hz	Auto restart after TRE <u>OR</u> Release operate
Startup failure (STARTUP FAIL)	ST_FAIL 0[0]	Cannot move to sensorless drive mode after force commutation 4 rounds	Auto restart after TRE <u>OR</u> Release operate

 Table 8.54
 Abnormality detection

## 8.4.2. Recovery from Abnormality Detection

When the abnormality states except UVLO are detected and the IC moves to the error mode, the recovery operation can be selected among auto recovery and latch.

In the auto recovery, IC resumes after moving to the error mode, and restart time elapse. Also, IC resumes with the release operation.

In the latch method, the IC does not resume until the release operation is performed.

- Release operation
  - Speed control command is zero-input.
  - IC moves to standby mode.
  - Power OFF

Register setting 15[2] LATCH	Recovery operation
0	Auto recovery
1	Latch

#### Table 8.55 Recovery operation setting

<b>Fable 8.56</b>	Restart time	setting
-------------------	--------------	---------

Register setting 20[7:5] TRE	Restart time (s)
000	0
001	0.5
010	1
011	1.5
100	2
101	4
110	7
111	10

### 8.4.3. ALERT


The ALERT pin is an open drain type output pin. When an abnormal state is detected, this pin outputs. Output polarity of the ALERT pin can be set.

#### Table 8.57 Abnormal state polarity setting of ALERT pin

Register setting 19[1] alertinv	Abnormal state
0	High
1	Low

TSD/ISD/CPVSD FMAX/FMIN/STARTUP FA	IL				
	Detect e	rror Relea	ase error		
Restart time					
	ST	ART	ST	OP	
Operation mode	Normal mode	Error	mode	Startup	Sensorless mode
ALERT					
(Polarity:positve:	)				
ALERT					
(Polarity: negative	e:1)				
Each error signal in regis	ster				
GHU/GHV/GHW [	Normal operation			Norn	nal operation
GLU/GLV/GLW (When FMIN and Startup fail set OFF.)	Normal operation			Norn	nal operation
GLU/GLV/GLW (When FMIN and Startup fail set short brake.)	Normal operation			Norn	nal operation





### Figure 8.24 Timing chart example of speed command release in error mode by latch method

(When

# TC78B009FTG

TSD/ISD/CPVSD FMAX/FMIN/STARTUP FAI <u>L</u> Detec	ot error Release	Standby mode:ON Power supply:OFF error	Standby mode:OFF Power supply:ON
Operation mode Normal mod	le Error mode	Standby mode/ Power supply off	Normal mode
ALERT (Polarity:positve: <u>0)</u>			_
ALERT(Polarity: negative:1)			
Each error signal in register		Х	1
GHU/GHV/GHW Normal operat	ion	Hi-Z	Normal operation
GLU/GLV/GLW (When FMIN and Startup fail set OFF.)	ion	Hi-Z	Normal operation
GLU/GLV/GLW n FMIN and Startup fail set short brake.) Normal operat	ion	Hi-Z	Normal operation

# Figure 8.25 Timing chart example of standby mode / power off release in error mode by latch method

### 8.4.4. Max Rotation Count Error, Minimum Rotation Count Error, and Start Error

In the max rotation count error, when the motor rotation count reaches the maximum rotation frequency setting or more, the IC moves to the error mode, and external FET outputs are all turned off.

In the minimum rotation count error, when the rotation count of the motor falls to below the forced commutation frequency, the IC moves to the error mode. The operation at detecting can be selected among external FETs all OFF, and short brake setting.

In the start error, if the motor rotates four times with forced commutation, and the IC does not move to the sensorless drive, it moves to error mode. The operation at detecting can be selected among all off setting of the external FETs and the short brake setting.

When the motor is locked, the motor cannot be rotated. Therefore, the IC detects the minimum rotation count error or start error, and moves to the error mode.

Table 8.58         Max rotation frequency	(max rotation count or more) setting
---	--------------------------------------

Register setting 21[3:2] FMAX	Max rotation frequency	
00	0.75 kHz	
01	1.5 kHz	
10	3 kHz	
11	None	

#### Table 8.59 Forced commutation frequency (minimum rotation count error) setting

Register setting 21[1:0] FST	Electrical angle frequency	Idling detection time (electrical angle frequency)
00	1.6 Hz	200 ms (5 Hz)
01	3.2 Hz	100 ms (10 Hz)
10	6.4 Hz	50 ms (20 Hz)
11	12.8 Hz	25 ms (40 Hz)

• The forced commutation frequency is same as the detection frequency of minimum rotation count error, and changes with idling detection time.

#### Table 8.60 Operation settings of minimum rotation count error and start error detection

Register setting 19[2] LOCK_BRK	Operation
0	Output FET all OFF
1	Output FET short brake


#### Table 8.61 Enable / disable setting of start error function

Register setting 16[7] LOCKDIS	Start error function
0	Enable
1	Disable

## 8.4.5. Under Voltage Lockout Detection (UVLO)

When the power supply voltage is less than the IC operation voltage, this function turns off the IC operation to avoid malfunction.

It monitors both VM voltage and VREG voltage. When VM voltage is 3.9 V (typ.) or less, or VREG voltage is 3.7 V (typ.) or less, this function is activated. It has a hysteresis of 0.3 V (typ.). IC is resumed to normal operation when VM voltage is over 4.2 V (typ.), and VREG voltage is over 4.0 V (typ.).



### Figure 8.26 Timing chart example of UVLO operation

### 8.4.6. Output Over Current Detection (ISD)

To prevent the IC from flowing over current continuously, the motor current is detected with external shunt resistor. The detected voltage that is input to RSA pin becomes ISD reference voltage VISD or more, the external FET outputs are all OFF.

Table 8.62	ISD reference voltage setting
------------	-------------------------------

Register setting 23[7] ISD_LVL	ISD reference voltage VISD
0	1V
1	0.5V

Table 8.63	Enable /	disable setting	) of	ISD	function
------------	----------	-----------------	------	-----	----------

Register setting 18[3] isd_mask	ISD function
0	Enable
1	Disable

## 8.4.7. Low Voltage Detection for Charge Pump (CPVSD)

When the voltage between VCP and VM is 3.7 V(typ.) or less, motor outputs are turned off (as high impedance state). It has a hysteresis of 0.3 V (typ.). Motor is resumed to the normal operation when the voltage difference is over 4.0 V (typ.).

### Table 8.64 Enable / disable setting of CPVSD function

Register setting 11[1] VCP_MASK	CPVSD function
0	Enable
1	Disable

### 8.4.8. Thermal Shutdown

Thermal shutdown (TSD) is incorporated.

It operates when IC's junction temperature (Tj) exceeds 170°C (typ.). All output FETs are turned off. It has a hysteresis of 40°C (typ.). When IC's junction temperature becomes 130°C (typ.) or less, the operation returns automatically.

#### Table 8.65 Enable / disable setting of TSD function

Register setting 19[0] tsd_mask	TSD function
0	Enable
1	Disable

# 9. Absolute Maximum Ratings

				· ·			
Characteristics	Symbol	Rating	Unit	Remarks			
Motor power supply voltage	VMvmax	30	V	VM			
5V reference voltage	VREGvmax	6 (Note1)	V	VREG			
	VCPvmax	VM+10 (Note 1)	V	VCP			
Charge pump voltage	VCPMvmax	VM	V	СРМ			
	VCPPvmax	VM+10	V	CPP			
	Vmaxin1	-0.3 to 6	V	STBY/SPD/SEL/ID1/ID2/SCL/SDA/CW CCW/BRAKE/TESTI/TESTO			
Input voltage	Vmaxin2	30	V	OUTU/OUTV/OUTW			
	Vmaxin3	6	V	RSA/RSB			
	Vmaxo1	18	V	GLU/GLV/GLW			
Output voltage	Vmaxo2	6	V	ALERT/FG/PHBF/PH			
	Vmaxo3	VM+10	V	GHU/GHV/GHW			
	lmax1	10	mA	ALERT/FG			
	lmax2	-120	mA	GHU/GHV/GHW/GLU/GLV/GHW			
Output current	lmax3	240	mA	GHU/GHV/GHW/GLU/GLV/GHW			
	lmax4	2	mA	PHBF			
	lmax5	30	mA	VREG			
Power dissipation	PD	4.1	W	Mounted on a board (4-layer board: FR4:76.2 mm x 114.3 mm x 1.6 mm), Rth (j-a) = 30.5°C/W			
Operating temperature			°C	—			
Storage temperature	Tstg	-55 to 150	°C	—			
Junction temperature	Tjmax	150	°C	—			

Table 9.1	Absolute Maximum	<b>Ratings(Unless</b>	otherwise specified, Ta=25°C)
-----------	------------------	-----------------------	-------------------------------

Note 1: VREG and VCP pin voltages are generated in the IC. Do not apply voltage externally.

Note 2: Output current may be restricted by ambient temperature and the mounting board. Please design not to exceed the junction temperature.

Note: The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.

Exceeding the rating (s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

Please use this IC within the specified operating ranges.


# **10. Operating Range**

Characteristics	Symbol	Min	Тур.	Мах	Unit	Remarks
VM pin power supply voltage 1	V <sub>M(opr1)</sub>	9	14.8	27	V	
VM pin power supply voltage 2	V <sub>M(opr2)</sub>	5.5	_	9	V	Electrical characteristics are only for reference because the variation of electrical characteristics becomes large
VM pin power supply voltage 3	V <sub>M(opr3)</sub>	10.8	14.8	27	V	For NVM writing
Input PWM command frequency	f <sub>TSP</sub>	1	—	100	kHz	—
Input I <sup>2</sup> C CLK frequency	fscк	_	_	400	kHz	—

### Table 10.1 Operating range (Unless otherwise specified, Ta=-40 to 105°C)

Characteristics	Conditions	Min	Мах	Unit
Program/Erase cycles	Tj=0 to 90°C	10	—	Cycle

## **10.1. Power Dissipation**



Mounted on a board (4-layer board: FR4:76.2 mm x 114.3 mm x 1.6 mm), Rth (j-a) =  $30.5^{\circ}$ C/W

Figure 10.1 Power dissipation

# **11. Electrical Characteristics**

Table 11.1 Electrical Characteristics (Unless otherwise specified, VM = 14.8V, Ta = 25°C)
---

Pin / Circuit	Characteristics	Symbol	Condition	Min	Тур.	Max	Unit
	Power supply current 1	I <sub>VM1</sub>	Idle mode	—	15	18	mA
	Power supply current 2	IVM2STB	Standby mode STBY=0V	_	0	10	μA
VM	UVLO operation voltage	Vuvovm	In VM falling	3.7	3.9	4.1	V
	UVLO hysteresis voltage	VUVHYVM	—	—	300	—	mV
	UVLO release voltage	VUVRVM	In VM rising	4.0	4.2	4.4	V
	5V reference voltage	Vvreg	lout=0mA	4.75	5.0	5.35	V
1/250	5V reference voltage output current	Vivreg	lout =-10mA	4.75	5.0	5.35	V
VREG	UVLO operation voltage	VUVOVREG	In VREG falling	3.5	3.7	3.9	V
	UVLO hysteresis voltage	VUVHYVREG	—		300		mV
	UVLO release voltage	VUVRVREG	In VREG rising	3.8	4.0	4.2	V
	Charge pump voltage	Vvcp	VM=9V: Idle mode Between VM and VCP pins: 0.1µF, Between CPP and CPM pins: 0.01µF	VM + 7.5	VM + 8	VM + 8.5	V
VCP	CPVSD operation voltage	Vcpvsdo	In the voltage between VM pin and VCP pin falling, VM ≥ 5.5V	3.4	3.7	4.0	V
	CPVSD hysteresis voltage	VCPVSDHY			300	_	mV
	CPVSD release voltage	Vcpvsdr	In the voltage between VM pin and VCP pin rising. VM ≥ 5.5V	3.7	4.0	4.3	V
	Output H voltage	Vонднх	lout = -1mA	VCP – 1.5	VCP - 0.3	VCP	V
	Output L voltage	Volghx	lout = 1mA		0.3	0.8	V
GHU, GHV,	Output source current 1	Isoghx1	—	-12	-10	-8	mA
GHŴ	Output source current 2	Isoghx2	—	-120	-100	-80	mA
	Output sink current 1	I <sub>SIGHX1</sub>	—	16	20	24	mA
	Output sink current 2	I <sub>SIGHX2</sub>	—	160	200	240	mA
	Output H voltage	Vohglx	lout= -1mA	6.9	7.7	8.5	V
	Output L voltage	Volglx	In VM falling $3.7$ $3.9$ $4.1$ $300$ In VM rising $4.0$ $4.2$ $4.4$ lout=0mA $4.75$ $5.0$ $5.35$ lout=-10mA $4.75$ $5.0$ $5.35$ In VREG falling $3.5$ $3.7$ $3.9$ -         - $300$ In VREG rising $3.8$ $4.0$ $4.2$ VM=9V: Idle mode $3.8$ $4.0$ $4.2$ VM=9V: Idle mode         VM + 7.5         VM + 8         VM + 8           Between VM and VCP pins: $0.1\mu$ F, Between CPP and CPM pins: $0.01\mu$ F         VM + 7.5         VM + 8         VM + 8           In the voltage between VM pin and VCP pin rising. VM $\geq 5.5$ V $3.7$ $4.0$ $4.3$ Iout = -1mA $$ $0.3$ $0.8$ $$ Iout = 1mA $0.3$ $0.8$ $$ Iout = 1mA $0.5$ $0.2$ $-$ Iout = 1mA $0.05$ $0.2$ $-$	V			
GLU, GLV,	Output source current 1	I <sub>SOGLX1</sub>	—	-12	-10	-8	mA
GLŴ	Output source current 2	I <sub>SOGLX2</sub>	—	-120	-100	-80	mA
	Output sink current 1	I <sub>SIGLX1</sub>	—	16	20	24	mA
	Output sink current 2	Isiglx2	—	160	200	240	mA
	Comparator offset voltage	VCOFSOUTX	(Reference value)	-1	0	1	mV
OUTU, OUTV,	Comparator hysteresis voltage 1	V <sub>CHYOUTX1</sub>	(Reference value)	±40	±100	±150	mV
OUTW	Comparator hysteresis voltage 2	V <sub>CHYOUTX2</sub>	(Reference value)	±80	±200	±300	mV
	Comparator hysteresis voltage 3	V <sub>CHYOUTX3</sub>	(Reference value)	±120	±300	±450	mV
	Input H voltage	VIHSTB	—	2.0	—	5.5	V
	Input L voltage	VILSTB	—	-0.3	—	0.8	V
STBY	Hysteresis voltage	V <sub>HYSTB</sub>	—		200		mV
	H input current	I <sub>IHSTB</sub>	Vin=5V	17	25	33	μA
	L input current	IILSTB	Vin=0V		_	1	μA
	Standby mode setting time	Тѕетѕтв	STBY:H to L	95	100	105	ms

# TC78B009FTG

Pin / Circuit	Characteristics	Symbol	Condition	Min	Тур.	Max	Unit
SPD (during digital signal input)	Input H voltage	VIHSPD	—	2.0	—	5.5	V
	Input L voltage	VILSPD	—	-0.3	—	0.8	V
	Hysteresis voltage	VHYSPD	—	_	200	—	mV
	H input current	IIHSPD	Vin=5V	_	—	1	μA
	L input current	IILSPD	Vin=0V	_	—	1	μA
	Input frequency	<b>f</b> ISPD	-	1	—	100	kHz
	100%Duty detection time	t100SPD	-	—	1.5	—	ms
	0%Duty detection time	tospd	—	—	100		ms
SPD (during	100% input voltage	V <sub>100SPD</sub>	ADC = 512 (100%)	3.9	4.0	4.1	V
(during analog voltage input)	0% input voltage	Vospd	ADC = 0(%)	1.4	1.5	1.6	V
	Input H voltage	VIHCW	—	2.0	—	5.5	V
	Input L voltage	VILCW	-	-0.3	—	0.8	V
CWCCW	Hysteresis voltage	VHYCW			400	—	mV
	H input current	I <sub>IHCW</sub>	Vin=5V	70	100	130	μA
	L input current	IILCW	Vin=0V		—	1	μA
	Input H voltage	VIHCW	—	2.0	—	5.5	V
	Input L voltage	VILCW	—	-0.3	—	0.8	V
BRAKE	Hysteresis voltage	VHYCW	—	_	400		mV
	H input current	I <sub>IHCW</sub>	Vin=5V	70	100	130	μA
	L input current	lilcw	Vin=0V	—	—	1	μA
	Input H voltage	VIHSEL		2.0	—	5.5	V
	Input L voltage	VILSEL	-	-0.3	—	0.8	V
SEL	Hysteresis voltage	VHYSEL	—	_	400		mV
	H input current	IIHSEL	Vin=5V	70	100	130	μA
	L input current	IILSEL	Vin=0V	—	—	1	μA
FG	Output L voltage	Vlfg	lout=5mA	—	0.15	0.30	V
10	Output leakage current	ILFG	Vout=6V	_	—	1	μA
ALERT	Output L voltage	VLALERT	lout=5mA	_	0.15	0.30	V
	Output leakage current	ILALERT	Vout=6V	—	—	1.0	μA
	Output current limit reference voltage 1	Vocp1	0.25V setting	0.225	0.25	0.275	V
RSA	Output current limit reference voltage 2	Vocp2	0.125V setting	0.113	0.125	0.137	V
	Over current reference voltage 1	VISD1	0.5V setting	0.45	0.5	0.55	V
	Over current reference voltage 2	VISD2	1V setting	0.9	1	1.1	V
	Input current	IIRSA	RSA=0V		0.1	1	μA
RSB	Input current1	I <sub>IRSB1</sub>	Vin=5V, Gain=10	35	45	65	μA
	Input current2	IIRSB2	Vin=5V, Gain=20	18	24	35	μA
РН	Output H voltage	Vohph	-	VREG- 1.2	VREG- 0.85	VREG	V
	Output L voltage	Volph	-	0	0	0.1	V
	Output voltage 1	Voph1	Gain=10, RSB=0.25V	2.4	2.5	2.6	V
	Output voltage 2	Voph2	Gain=20, RSB=0.125V	2.4	2.5	2.6	V

# TC78B009FTG

Pin / Circuit	Characteristics	Symbol	Condition	Min	Тур.	Мах	Unit
	Output H output current	IOPH1	Gain=20, RSB=0.125V, PH=2.4V	400	840	1400	μA
	Output L output current	I <sub>OPH2</sub>	Gain=20, RSB=0.125V, PH=2.6V	0	0	1.0	μA
PHBF	Output H voltage	Vohphbf	_	VREG- 1.2	VREG- 0.85	VREG	V
	Output L voltage	Volphbf	—	0	0	0.1	V
	Output voltage 1	VOPHBF1	Gain=10, RSB=0.25V	2.4	2.5	2.6	V
	Output voltage 2	VOPHBF2	Gain=20, RSB=0.125V	2.4	2.5	2.6	V
	Output voltage 3	Vophbf3	Gain=20, RSB=0.125V, PHBF=2mA	2.4	2.53	2.75	V
	Output voltage 4	VOPHBF4	Gain=20, RSB=0.125V, PHBF=-2mA	2.25	2.48	2.6	V
Internal circuit	OSC frequency	fosc	—	11.64	12.00	12.36	MHz
	Output PWM frequency 1	fopwm1	FPWM = 000	_	23.4	_	kHz
	Output PWM frequency 2	fopwm2	FPWM = 011	_	187.5	—	kHz
TSD	Shutdown temperature	T <sub>TSD</sub>	In rising temperature (Reference value)	_	170	_	°C
	Release hysteresis temperature	T <sub>HYTSD</sub>	(Reference value)	—	40	—	°C
	Shutdown release temperature	TRTSD	In falling temperature (Reference value)	_	130	—	°C
	Input H voltage	VIHIDX	—	2.0	—	5.5	V
ID1 ID2	Input L voltage	VILIDX	—	-0.3	_	0.8	V
	Hysteresis voltage	V <sub>HYIDX</sub>	—	_	400		mV
	H input current	I <sub>IHIDX</sub>	—	70	100	130	μA
	L input current	I <sub>ILIDX</sub>	—	_	_	1	μA
	Input H voltage	VIHI2C	—	2.0	_	5.5	V
SDA SCL	Input L voltage	VILI2C	—	-0.3	—	0.8	V
	Hysteresis voltage	VIHYI2C	—	—	400	—	mV
	Input current	I <sub>II2C</sub>	Vin=0V to 5V	-5	1	5	μA
	SDA Output L voltage	Volsda	lout=6mA	_	_	0.4	V
	SDA Output leakage current	ILSDA	Vout=6V	—	—	1	μA
	SCL clock frequency	fscl	—	—	—	400	kHz
	Hold time Start condition	<b>t</b> hdsta	_	0.6	_	_	μs
	Setup time Start condition	<b>t</b> susta	—	0.6	_	_	μs
	SCL clock Low period	t∟ow	—	1.3	—	—	μs
	SCL clock High period	tнigн		0.6	—		μs
	Data hold time	<b>t</b> hddat	—	0	—		ns
	Data setup time	<b>t</b> SUDAT	—	100	—		ns
	Setup time Stop condition	tsusto	—	0.6	_	_	μs
	Bus free time Stop / start condition	tв∪F	—	1.3	_	_	μs

Reference value: It means a design value. The test before shipment has not been performed.





Figure 11.1 Electrical characteristics of I<sup>2</sup>C timing chart

# 12. Example of Application Circuit

Note: Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.



Note: As for the external FET, the specification whose gate threshold voltage is minimum 1.0V at Ta  $25\ ^\circ\mathrm{C}$  is recommended.

# 13. Package Dimensions

P-WQFN36-0505-0.50-001

"Unit:mm"




Figure 13.1 Package Dimensions

# Notes on Contents

#### 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

#### 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

#### 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

### 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Providing these application circuit examples does not grant a license for industrial property rights.

## IC Usage Considerations

### Notes on handling of ICs

- The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings. Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- (2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- (3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.

Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.

(4) Do not insert devices in the wrong orientation or incorrectly.

Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

## Points to remember on handling of ICs

(1) Over current Protection Circuit

Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.

(2) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately. Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

(3) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (Tj) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.

(4) Back-EMF

When a motor reverses the rotation direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

## **RESTRICTIONS ON PRODUCT USE**

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA".

- Hardware, software and systems described in this document are collectively referred to as "Product".
- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please
  use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including
  without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT
  OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

# **TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION**

单击下面可查看定价,库存,交付和生命周期等信息

>>Toshiba(东芝)