

TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic


TCKE712BNL

13.2 V, eFuse with Adjustable Over Current Protection Over Voltage Protection and Slew Rate Control

The TCKE712BNL is 13.2 V high input voltage Single Inputs – Single Output eFuse IC. It can be used as a reusable fuse, and other protection features like adjustable over current limit by an external resistor, short circuit protection, adjustable slew rate control by an external capacitance, adjustable over voltage protection, under voltage protection, thermal shutdown and FLAG function.

Switch ON resistance is only 53 mΩ, Wide input voltage operation characteristics makes this product ideal for power management such as in the Power Stage of Hard disk drive and Battery Charge applications.

This device is available in 0.5 mm pitch ultra small package WSON10 (3.0 mm x 3.0 mm, t: 0.7 mm (typ)) .Thus this device is ideal for various application such as portable applications that require high-density board.



Weight : 19.7 mg (typ.)

Feature

- High input voltage: $V_{IN\ max} = 13.2\ V$
- Low ON resistance : $R_{ON} = 53\ m\Omega$ (typ.)
- Adjustable over current protection
- Adjustable over voltage protection
- Programmable Slew rate control by External Capacitance for Inrush current reduction
- FLAG indicates
- Reverse current blocking (SW OFF state)
- Thermal Shutdown
- Small package:WSON10 (3.0 mm x 3.0 mm, t: 0.7 mm (typ))
- IEC62368-1 Certified

Start of commercial production
2020-11

Absolute Maximum Ratings (Ta = 25 °C)

| Characteristics | Symbol | Rating | Unit |
|---------------------------------------|------------------------|--------------|------|
| Input voltage | V _{IN} | -0.3 to 18 | V |
| ILIM voltage | V _{ILIM} | -0.3 to 6 | V |
| dV/dT voltage | V _{dV/dT} | -0.3 to 6 | V |
| OVP voltage | V _{OVP} | -0.3 to 6 | V |
| Control voltage | V _{EN} | -0.3 to 18 | V |
| Output voltage | V _{OUT} | -0.3 to 18 | V |
| $\overline{\text{FLAG}}$ voltage | V _{FLAG} | -0.3 to 18 | V |
| $\overline{\text{FLAG}}$ Sink current | I _{SINK_FLAG} | 0 to 1 | mA |
| Power dissipation | P _D | 2.4 (Note 1) | W |
| Junction temperature | T _J | 150 | °C |
| Storage temperature | T _{stg} | -55 to 150 | °C |

Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook (“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test report and estimated failure rate, etc).


Note1: Rating at mounting on a board: FR4 board. (76.2 mm × 114.3 mm × 1.6 mm, 4 layer)

Operating Ranges


| Characteristics | Symbol | Ranges | Unit |
|---------------------------------------|------------------------|----------------------------------|-----------|
| Input voltage | V _{IN} | 4.4 to 13.2 | V |
| ILIM External resistance | R _{ILIM} | 4.4 V ≤ V _{IN} ≤ 5.5 V | 1.7 to 12 |
| | | 5.5 V < V _{IN} ≤ 9.9 V | 2.4 to 12 |
| | | 9.9 V < V _{IN} ≤ 13.2 V | 3.1 to 12 |
| Control voltage | V _{EN} | 0 to 18 | V |
| $\overline{\text{FLAG}}$ Voltage | V _{FLAG} | 0 to 18 | V |
| $\overline{\text{FLAG}}$ Sink current | I _{SINK_FLAG} | 0 to 1 | mA |
| Operating Ambient temperature range | T _{a_opr} | -40 to 85 | °C |
| External capacitance | C _{dV/dT} | 1000(max) | nF |

Pin Assignment (Top view)


WSON10



Top Marking (Top view)



Block Diagram



PIN Description

| PIN Name | Description |
|----------|---|
| VIN | Supply Input. Input to the power switch and the supply voltage for the device. |
| dV/dT | Rise time set input. A capacitor between dV/dT terminal and GND set the slew rate of VOUT. |
| EN | Enable input. |
| ILIM | Current limit set input. A resistor between ILIM terminal and GND set the current limit. |
| GND | Ground. |
| OVP | Over voltage protection(OVP) threshold set input.-The threshold voltage of the overvoltage protection function is adjusted by the resistance value connected to the OVP terminal. |
| FLAG | Open drain signal output. Fault condition flag |
| VOUT | Output. Output of the power switch. |

Operation Logic Table

| | EN "Low" | EN "High" |
|--------|----------|-----------|
| Output | OFF | ON |

TCKE712BNL DC Characteristics

(Unless otherwise specified, $T_a = -40$ to 85 °C, $V_{IN} = 12$ V, $R_{ILIM} = 3.6$ k Ω)

| Characteristics | Symbol | Test Condition | Ta = 25°C | | | Ta = -40 to 85°C (Note 2) | | Unit |
|--|------------------------|--|-----------|---------------------------|------|------------------------------|------|------------|
| | | | Min. | Typ. | Max. | Min. | Max. | |
| Basic operation | | | | | | | | |
| VIN under voltage lockout (UVLO) threshold, rising | V _{IN_UVLO} | — | — | 4.15 | — | 4.00 | 4.4 | V |
| VIN under voltage lockout (UVLO) hysteresis | V _{IN_UVhyst} | — | — | 0.2 | — | — | — | V |
| EN threshold voltage, rising | V _{ENR} | — | — | 1.1 | — | — | 1.2 | V |
| EN threshold voltage, falling | V _{ENF} | — | — | 0.95 | — | 0.85 | — | V |
| On resistance | R _{ON} | I _{OUT} = 1 A, | — | 53 | — | — | 80 | m Ω |
| Quiescent current (ON state) | I _Q | V _{EN} = 3 V, I _{OUT} = 0 A | — | 690 | — | — | 852 | μ A |
| Quiescent current (OFF state) | I _{Q(OFF)} | EN = 0 V | — | 46 | — | — | 80 | μ A |
| Reverse blocking current | I _{RB} | V _{OUT} = 5 V, V _{IN} = 0 V, V _{EN} = 0 V | — | 0.001 | — | — | 1.0 | μ A |
| EN pull down resistor | R _{EN} | EN = 1.1 V | — | 20 | — | 10 | 55 | M Ω |
| dV/dT control | | | | | | | | |
| dV/dT Voltage | V _{dV/dT} | — | — | 3.1 | — | 2.8 | 3.4 | V |
| Charging Current | I _{dV/dT} | V _{dV/dT} = 0 V | — | 5 | — | 3.5 | 6.5 | μ A |
| dV/dT to OUT gain | GAIN _{dV/dT} | V _{dV/dT} = 1V, I _{OUT} = 1A | — | 9.0 | — | 8.5 | 9.5 | — |
| Over voltage protection | | | | | | | | |
| OVP threshold, rising | V _{OVP} | — | — | 1.2 | — | 1.14 | 1.26 | V |
| OVP pull down resistor | R _{OVP} | V _{OVP} = 1.2 V | — | 22 | — | 11 | 60 | M Ω |
| FLAG | | | | | | | | |
| FLAG Output Low Voltage | V _{FLAG_L} | I _{SINK_FLAG} = 1 mA | — | — | — | — | 0.1 | V |
| FLAG Output High leakage | I _{FLAG_LEAK} | V _{FLAG} = 18 V | — | — | — | — | 1 | μ A |
| Over current protection | | | | | | | | |
| Over current limit (Note3) | I _{OUT_CL} | V _{IN} = 5 V, R _{ILIM} = 1.7 k Ω , V _{IN} - V _{OUT} = 2 V | — | 3.65 | — | 3.14 | 4.14 | A |
| | | V _{IN} = 9 V, R _{ILIM} = 2.4 k Ω , V _{IN} - V _{OUT} = 2 V | — | 2.58 | — | 2.21 | 2.99 | A |
| | | V _{IN} = 12 V, R _{ILIM} = 3.1 k Ω , V _{IN} - V _{OUT} = 2 V | — | 2.00 | — | 1.71 | 2.35 | A |
| | | V _{IN} = 12 V, R _{ILIM} = 3.6 k Ω , V _{IN} - V _{OUT} = 2 V | — | 1.72 | — | 1.47 | 2.04 | A |
| | | V _{IN} = 12 V, R _{ILIM} = 6.2 k Ω , V _{IN} - V _{OUT} = 2 V | — | 1.00 | — | 0.78 | 1.21 | A |
| | | V _{IN} = 12 V, R _{ILIM} = 12 k Ω , V _{IN} - V _{OUT} = 2 V | — | 0.51 | — | 0.35 | 0.64 | A |
| Fast trip comparator level | I _{FASTTRIP} | — | — | I _{OUT_CL} × 2.5 | — | I _{OUT_CL} × 2.0 | — | A |
| Thermal Protection | | | | | | | | |
| Thermal shut down Threshold | T _{SD} | T _j | — | 134 | — | — | — | °C |

Note2: This parameter is warranted by design.

Note3: Pulsed testing techniques used during this test maintain junction temperature approximately equal to ambient temperature.

TCKE712BNL AC Characteristics

(Unless otherwise specified, $T_a = -40$ to 85 °C, $V_{IN} = 12$ V, $R_{ILIM} = 3.6$ k Ω , $R_{LOAD} = 12$ Ω , $C_{IN} = C_{OUT} = 1$ μ F)

| Characteristics | Symbol | Test Condition | Min. | Typ. | Max. | Unit |
|--|------------------|--|------|------|------|---------|
| Turn on delay | t_{ON} | $C_{dV/dT} = OPEN$ (Note4) | — | 370 | — | μ s |
| Turn off delay | t_{OFF} | — (Note4) | — | 2.2 | — | μ s |
| V _{OUT} rise time | t_r | $C_{dV/dT} = OPEN$ (Note4) | — | 57 | — | μ s |
| | | $C_{dV/dT} = 22$ nF (Note4) | — | 4.7 | — | ms |
| Fast trip time | $t_{FASTTRIP}$ | $I_{OUT} > I_{FASTTRIP}$ to I_{OUT} peak (Note4) | — | 320 | — | ns |
| Current limit response time | t_{OL} | $R_{LOAD} = OPEN$ to 3.6 Ω | — | 175 | — | μ s |
| Over current \overline{FLAG} blanking time/Switch off delay under over current | $t_{FLAGblank}$ | OCL detection to $V_{FLAG} = Low$ voltage (Note4) | 3.3 | 5.5 | — | ms |
| Short-term (<5ms) over current limit counting time | t_{OCP_COUNT} | Refer to Figure 4 (Note4) | — | 176 | — | ms |

Note4: This parameter is warranted by design.

AC Waveform




Figure 1 t_r , t_{ON} , t_{OFF} Waveforms

Timing chart





Figure 2 Short Circuit trip and Over current protection



(Note6: Refer to below "Application circuit example in Application Note")

Figure 3 Under voltage lockout and Over voltage protection





Figure 4 Short term overcurrent operation

Application Note

1. Application circuit example



1) Peripheral circuits

Connect the power supply to the input terminal VIN. During normal operation, almost the same voltage as the VIN voltage is output from the output terminal VOUT through the internal MOSFET.

If the current suddenly decreases, for example, when short-circuiting or overcurrent is protected, high-spike voltages may be generated due to back electromotive force of inductance components such as wirings connected to the input/output terminals of the eFuse IC, causing damage to the eFuse IC and resulting damage. In this case, a positive spike voltage is generated on the input side and a negative spike voltage is generated on the output side.

When designing boards, design patterns so that the length of the wires on the input-side and output-side of the eFuse IC is as short as possible. Also, the GND wiring area should be as wide as possible to reduce the impedance. C_{IN} functions to suppress the peak value against the positive spike voltage generated by the inputs. The peak value V_{SPIKE} of the spike voltage and the capacitance value of the C_{IN} have the following relationships. It can be understood that the spike voltage can be reduced by increasing the C_{IN}.

$$V_{SPIKE} (V) = V_{IN} + I_{OUT} \times \sqrt{\frac{L_{IN}}{C_{IN}}}$$

L_{IN}: effective inductance component of the input terminal (H), I_{OUT}: output current (A)

V_{SPIKE}: peak value of spiked voltage generated (V), V_{IN}: power supply voltage during normal operation (V)

TCKE712BNL recommends 1μF for C_{IN}, but make sure that V_{SPIKE} does not exceed the absolute maximum rating on the actual PCB board. It is also recommended to connect a TVS diode (ESD protection diode) to the input terminal and a SBD (Schottky barrier diode) to the output terminal.

By connecting a TVS diode to the input side of eFuse IC, you can protect from ESD. For negative spike voltage generated on the output side, an SBD can be connected to prevent the output potential from dropping more than GND. This protects not only the eFuse IC but also the ICs and devices connected as loads. Connect the SBD with the GND as the anode between the output terminal of the eFuse IC and the GND.

2. Setting the overcurrent protection function

Toshiba eFuse IC has a variable current limit. By selecting the external resistor R_{ILIM} of the I_{OUT_CL} terminal appropriately, the current limit can be set to the optimum value for each application. The I_{OUT_CL} calculation formula is shown below. However, the deviation between the theoretical value and the measured value is large when the current is 1A or lower. Be sure to check the resistance value with the actual machine when selecting the resistance value.

$$I_{OUT_CL} (A) = 6200 / R_{ILIM} (\Omega)$$

R_{ILIM} : ILIM terminal external resistor (Ω)


3. Setting of slew rate control for inrush current reduction

Toshiba eFuse IC has a variable inrush current function. The external capacitor at the dV/dT terminal can be used to appropriately set the rise time ($t_{dV/dT}$) of the output voltage. The formula for the rise time is as follows:


$$t_{dV/dT} (s) = 18 \times 10^3 \times V_{IN} \times C_{dV/dT} + 4 \times 10^{-4}$$

V_{IN} : input voltage (V), $C_{dV/dT}$: external capacitance of dV/dT terminal (F)

The following chart shows the peripheral circuit diagram of the dV/dT terminal and graphs showing the relation between $C_{dV/dT}$ and $t_{dV/dT}$.




External Circuits around dV/dT Terminal



$C_{dV/dT}$ - $t_{dV/dT}$ Characteristics

4. To change the operating voltage of the overvoltage function

Toshiba eFuse IC has an overvoltage function. By adding an external resistor to the OVP terminal, the operating voltage of the overvoltage function can be changed to an optimum value. An example of the circuit is shown in the figure below.



Connections of OVP terminal (VIN resistive division)

As shown in the drawing, operation is stopped when the input voltage drops by controlling the operation of the OVP terminal with the voltage obtained by dividing the input voltage by an external resistor. The operating voltage of the overvoltage function can be set to the optimum value by properly selecting the external resistance.

The equation for setting $V_{IN(OVP)}$ by controlling the external resistors R1 and R2 of the OVP terminal is as follows.

$$V_{IN(OVP)} = \frac{R1 + R2}{R1} \times V_{OVPR}$$

$V_{IN(OVP)}$: Operating voltage for overvoltage protection

5. FLAG function

Toshiba eFuse IC has a flag function. When the overvoltage protection function(OVP), the overcurrent protection function(OCP) and the thermal shutdown(TSD) are activated, the FLAG output circuit changes the FLAG terminal output from "H" to "L" .

This is a diagnostic function that outputs the alert to the outside of the IC when a system error has occurred. It is a. The FLAG terminal has an open drain structure, so pull up with an external resistor before use.

Select the pull-up resistor after fully considering the sink current (maximum rating) of the FLAG terminal (reference for pull-up resistor value: 100 kΩ to 1 MΩ). Also, please check with the actual device to determine the value of the pull-up resistor.


6. Precautions regarding protection functions

Toshiba eFuse IC has various protection functions. Be aware that not every function will cause the eFuse IC to cease functioning. When using these products, please read through and understand the concepts described and follow absolute maximum ratings from the information above or from our 'Semiconductor Reliability Handbook'. Please operate these products below absolute maximum ratings in all instances. Furthermore, Toshiba highly recommends inserting failsafe systems into the design.

Package Dimensions

WSO10

Unit: mm



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

单击下面可查看定价，库存，交付和生命周期等信息

[>>Toshiba\(东芝\)](#)