

TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic


TCKE8xx Series

18 V, 5A eFuse IC with Adjustable Overcurrent Protection and Reverse Current Blocking FET Control

The TCKE8xx series is 18 V high input voltage Single Input-Single Output eFuse ICs. It can be used as a reusable fuse, and includes protection features like adjustable over current limit by an external resistor, short circuit protection, over voltage clamp, adjustable slew rete control by an external capacitance, under voltage protection, thermal shutdown and reverse current blocking by external MOSFET control circuit.

Switch ON resistance is only 28 m Ω (typ.), high output current is up to 5.0 A, and wide input voltage operation characteristics makes this series ideal for power management applications such as in the power supply circuit of hard disk drive and battery charging applications.

This series is available in 0.5 mm pitch small package WSON10B (3.0 mm x 3.0 mm, t: 0.7 mm (typ.)). Thus this series is ideal for various applications such as portable electronics that require high-density soldering



Weight: 19.3mg (typ.)

Feature

- High input voltage: V_{IN max} = 18.0 V
- High output current: I_{OUT (DC)} = 5.0 A
- Low ON resistance : RoN = 28 mΩ (typ.)
- Adjustable overcurrent limit : up to 5.0 A
- · Fixed over voltage clamp

5V power rail TCKE805 : $V_{OVC} = 6.04 \text{ V (typ.)}$ 12V power rail TCKE812 : $V_{OVC} = 15.1 \text{ V (typ.)}$

TCKE800: No over voltage clamp

- · Programmable slew rate control by external capacitance for inrush current reduction
- Programmable under voltage lockout by external resistor
- · Reverse current blocking support by built in MOSFET driver
- · Thermal shutdown
- Auto-discharge
- Small package:

WSON10B (3.0 mm x 3.0 mm, t: 0.7 mm (typ.))

• IEC62368-1 Certified

Notice

This series is sensitive to electrostatic discharge.

Please ensure equipment and tools are adequately earthed when handling.

Start of commercial production 2019-09



Absolute Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Input voltage	VIN	-0.3 to 18.0	V
ILIM voltage	VILIM	-0.3 to 6.0	V
dV/dT voltage	V _d V/ _d T	-0.3 to 6.0	V
Control voltage	VEN/UVLO	-0.3 to 18.0	V
Output voltage	Vout	-0.3 to V_{IN} + 0.3 or 18.0 V which is smaller	V
External MOSFET voltage	VEFET	-0.3 to 30.0	V
Power dissipation	PD	2.4 (Note 1)	W
Junction temperature	Tj	150	°C
Storage temperature	T _{stg}	-55 to 150	°C

Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note1: Rating at mounting on a board: FR4 board. (76.2mm * 114.3mm * 1.6mm, 4 layer)


Operating Ranges

Characteristics	Symbol	Ran	Unit		
Input voltage	VIN	4.4 to	4.4 to 18.0		
Output current	lout	Continuous output current 0 to 5.0		А	
ILIM External resistance	RILIM	20 to 300		kΩ	
Control voltage	VEN/UVLO	0 to	0 to 18		
External MOSFET voltage	VEFET	0 to V _{II}	0 to V _{IN} + 4.9		
Operating Ambient temperature range	Ta_opr	-40 to 85		°C	
External capacitance	C _{dV/dT}	1 (typ.), 1	nF		




Pin Assignment (Top view)

WSON10B



Top Marking (Top view)

Example: TCKE805NA






Product list

Part number	Over voltage	CE	Fault	Тор	Package
	Clamp	function	Response	Marking	
TCKE800NA	N/A	Active High	Auto-retry	800NA	WSON10B (3.0 mm x 3.0 mm, t: 0.7 mm (typ.))
TCKE800NL	N/A	Active High	Latched	800NL	WSON10B (3.0 mm x 3.0 mm, t: 0.7 mm (typ.))
TCKE805NA	6.04V (typ.)	Active High	Auto-retry	805NA	WSON10B (3.0 mm x 3.0 mm, t: 0.7 mm (typ.))
TCKE805NL	6.04V (typ.)	Active High	Latched	805NL	WSON10B (3.0 mm x 3.0 mm, t: 0.7 mm (typ.))
TCKE812NA	15.1V (typ.)	Active High	Auto-retry	812NA	WSON10B (3.0 mm x 3.0 mm, t: 0.7 mm (typ.))
TCKE812NL	15.1V (typ.)	Active High	Latched	812NL	WSON10B (3.0 mm x 3.0 mm, t: 0.7 mm (typ.))

Block Diagram





PIN Description

PIN Name	Description
EN/UVLO	This pin has two functions. One function turns on the output voltage of the internal
	MOSFET and EFET terminal as an enable signal. Another function can be used as a
	UVLO trip point with external resistors.
ILIM	Current limit set input. A resistor between ILIM terminal and GND sets the current limit.
dV/dT	Rise time set input. A capacitor between dV/dT terminal and GND sets the slew rate of
av/a1	VOUT when the device turns on.
EFET	Connect this pin to the gate of a blocking Nch MOSFET. This pin can be left floating if it
EFEI	is not used
VIN	Supply Input. Input to the power switch and the supply voltage for the device.
GND	Ground.
VOUT	Output. Output of the power switch.

Operation Logic Table

	EN/UVLO "Low"	EN/UVLO " High"
Output	OFF	ON



TCKE805 DC Characteristics (Unless otherwise specified, VIN = 5V, RILIM = $20k\Omega$)

Characteristics	Symbol Test Condition		Ta = 25°C			Ta = -40 to 85°C (Note2)		Unit
			Min	Тур.	Max	Min	Max	
Basic operation							•	
VIN under voltage lockout (UVLO) threshold, rising	VIN_UVLO	_	_	4.15	_	4.00	4.40	V
VIN under voltage lockout (UVLO) hysteresis	VIN_UVhyst	_	_	5	_	_	_	%
EN/UVLO threshold voltage, rising	VENR	_	_	1.1	_	1.0	1.2	V
EN/UVLO threshold voltage, falling	VENF	_	_	0.96	_	0.89	1.01	V
On resistance	Ron	IOUT = 1.5 A	_	28	_	_	38	mΩ
Quiescent current (ON state)	IQ	$V_{EN} = 3 \text{ V}, \text{ RILIM} = 120 \text{ k}\Omega, \\ I_{OUT} = 0 \text{ A}$	_	0.46	_	_	0.61	mA
Quiescent current (OFF state)	IQ(OFF)	EN = 0V	_	33	_	_	48	μΑ
dV/dT control								
CdV/dT Voltage	V _d V/ _d T	_	_	3	_	_	_	V
Charging Current	I _{dV/dT}	V _d V/ _d T =0V	_	250	_	_	_	nA
Discharge resistance	R _d V/dT	$V_{EN} = 0 \text{ V}, I_{dV/dT} = 10 \text{ mA}$	_	5	_	3	9	Ω
dV/dT to OUT gain	GAIN _{dV/dT}	(Note2) $V_{dV/dT} = 0.3 V$	_	10.5	_	_	_	_
External FET Gate driver				·I				
Charging Current	I _{EFET}	V _{EFET} = 5 V (Note2)	_	2	_	_	_	μА
Output voltage	VEFET	(Note2)	_	V _{IN} +4.9	_	V _{IN} +4.4	V _{IN} +5.3	V
Discharge resistance	REFET	V _{EN} = 0 V, I _{EFET} = 20 mA	_	24	_	12	40	Ω
Over-voltage Protection				II.				
Over voltage clamp (OVC)	Vovc	V _{IN} = 7 V, I _{OUT} = 1 A	_	6.04	_	5.62	6.45	V
Overcurrent Protection				<u>I</u>			Į.	
		$R_{ILIM} = 20 \text{ k}\Omega, V_{IN} - V_{OUT} = 1 \text{ V}$	_	5.15	_	4.44	5.87	
		$R_{ILIM} = 24 k\Omega, V_{IN} - V_{OUT} = 1 V$	_	4.38	_	3.88	4.88	
		RILIM = 35.1 kΩ, VIN - VOUT = 1 V	_	3.06	_	2.70	3.41	
	I _{LIM}	$R_{ILIM} = 62 k\Omega, V_{IN} - V_{OUT} = 1 V$	_	1.78	_	1.52	2.04	
Overcurrent limit (Note3)	(IOUT_CL)	$R_{ILIM} = 120 \text{ k}\Omega, V_{IN} - V_{OUT} = 1 \text{ V}$	_	0.96	_	0.76	1.16	A
		R _{ILIM} = 250 kΩ, V _{IN} - V _{OUT} = 1 V	_	0.50	_	0.35	0.65	
		RILIM = 0 Ω, VIN - VOUT = 1 V	_	0.64	_	_	_	
		R _{ILIM} = OPEN, V _{IN} - V _{OUT} = 1 V	_	0.64	_	_	_	
Short-circuit current limit	Iscl	(Note2),(Note4)	_	0.15	_	0.05	0.50	Α
Fast trip comparator level	IFASTTRIP (ISHORT_TRIP)	_	_	I _{LIM} × 1.6	_	_	_	Α
ILIM short resistor detect Threshold	RSHORTLIM	_	_	11	_	_	_	kΩ
Thermal Protection								•
Thermal shutdown Threshold	T _{SD}	Тј	_	160	_	_	_	°C

Note2: This parameter is warranted by design.

Note3: Pulsed testing techniques used during this test maintain junction temperature approximately equal to ambient temperature.

Note4: Hard short less than 10 m Ω .



TCKE805 AC Characteristics (Unless otherwise specified, Ta = -40 to 85°C, VIN = 5V, RILIM = 20k Ω , RLOAD=5 Ω , CIN = COUT = 1 μ F)

Characteristics	Symbol	Test Condition		Min	Тур.	Max	Unit
V _{OUT} on time	ton	VEN↑ to I _{IN} = 100 mA, 1 A resistive load a C _{dV/dT} = OPEN (Note5)	it Vout,		330		μs
Vous off time	torr	Very to Verent Court - ODEN (Notos)	TCKE805NA	_	1.0	_	
V _{OUT} off time	tOFF	V _{EN} ↓ to V _{EFET} ↓, C _{EFET} = OPEN (Note5)	TCKE805NL	_	0.5	_	μs
		$V_{EN\uparrow}$ to Vout become V_{IN}^* 90%, $C_{dV/dT}$ = OPEN (Note6) $V_{EN\uparrow}$ to Vout become V_{IN}^* 90%, $C_{dV/dT}$ = 1 nF (Note5)		200	400	700	μs
Output ramp time	^t dV/dT				2.3		ms
Fast trip comparator delay	tFastOffDly	IOUT > IFASTTRIP to IOUT = 0 (Switch off)	(Note5)	_	150	_	ns
EFET on time	teret on	V _{EN} ↑ to V _{EFET} = V _{IN} , C _{EFET} = 1 nF(Note5	5)	_	2.6	_	ms
EFET OIT WITE	tefet-on	V _{EN} ↑ to V _{EFET} = V _{IN} , C _{EFET} = 10 nF(Note	e5)	_	25	_	ms
		V _{EN} ↓ to V _{EFET} = 1 V, C _{EFET} = 1 nF	TCKE805NA	_	1.2	_	
EFET all the a	teret 055	(Note5)	TCKE805NL	_	0.8	_	μs
EFET off time	tefet-off	V _{EN} ↓ to V _{EFET} = 1 V, C _{EFET} = 10 nF	TCKE805NA	_	2.9		
		(Note5)	TCKE805NL	_	2.5		μs

Note5: This parameter is reference only. Note6: This parameter is warranted by design.



TCKE800 & 812 DC Characteristics

(Unless otherwise specific	ed, V _{IN} = 12V	$'$, RILIM = 20k Ω)						
Characteristics	O seek al	Total Constition		Ta = 25°C	;	Ta = -40	to 85°C	1.12
	Symbol	Test Condition	Min	Тур.	Max	Min	Max	Unit

Characteristics	Sumbol Toot Condition		Ta = 25°C		Ta = -40	Unit		
	Symbol	Test Condition		Тур.	Max	Min	Max	Un
Basic operation								
VIN under voltage lockout (UVLO) threshold, rising	VIN_UVLO	_	_	4.15	_	4.00	4.4	V
VIN under voltage lockout (UVLO) hysteresis	V _{IN_UVhyst}	_	_	5	_	_	_	%
EN threshold voltage, rising	VENR	_	_	1.1	_	1.0	1.2	V
EN threshold voltage, falling	V _{ENF}	_	_	0.96	_	0.89	1.01	V
On resistance	Ron	I _{OUT} = 1.5 A	_	28	_		38	mg
Quiescent current (ON state)	IQ(ON)	$EN = 3$ V, $R_{ILIM} = 120$ kΩ, $I_{OUT} = 0$ A	_	0.49	_	_	0.64	m/
Quiescent current (OFF state)	I _{Q(OFF)}	EN = 0 V	_	46	_		67	μA
dV/dT control								
Capacitor Voltage	V _{dV/dT}	_	_	3	_	_	_	V
Charging Current	I _{dV/d} T	$V_{dV/dT} = 0 V$	_	250	_	_	_	nA
Discharge resistance	R _d V/dT	EN=0V, $I_{dV/dT} = 10 \text{ mA}$	_	5	_	3	9	Ω
dV/dT to OUT gain	GAIN _{dV/dT}	(Note2) $V_{dV/dT} = 1.0 V$	_	10.5	_			_
External FET Gate driver								
Charging Current	IEFET	V _{EFET} = 12 V (Note2)	_	2	_	_	_	μA
Output voltage	VEFET	(Note2)	_	VIN+4.9	_	VIN+4.4	VIN+5.3	٧
Discharge resistance	REFET	EN = 0 V, I _{EFET} = 20 mA	_	24	_	12	40	Ω
Over-voltage Protection								
Over voltage clamp (OVC)	Voc	V _{IN} = 17 V,I _{OUT} = 1 A (TCKE812)	_	15.10	_	14.11	16.14	V
Over-current Protection								
		$R_{ILIM} = 20 \text{ k}\Omega, V_{IN} - V_{OUT} = 1 \text{ V}$	_	5.15	_	4.44	5.87	
		RILIM = 24 k Ω , VIN - VOUT = 1 V	_	4.38	_	3.88	4.88	
		$R_{ILIM} = 35.1 \text{ k}\Omega, \text{ V}_{IN} - \text{V}_{OUT} = 1 \text{ V}$	_	3.06	_	2.70	3.41	
Over current limit (Note3)	I _{LIM}	$R_{ILIM} = 62 \text{ k}\Omega, \text{ V}_{IN} - \text{V}_{OUT} = 1 \text{ V}$		1.78	_	1.52	2.04	A
Over current minit (Notes)	(IOUT_CL)	RILIM = 120 k Ω , VIN - VOUT = 1 V	_	0.96	_	0.76	1.16	
		RILIM = 250 k Ω , VIN - VOUT = 1 V	—	0.50	_	0.35	0.65	
		$R_{ILIM} = 0 \Omega$, $V_{IN} - V_{OUT} = 1 V$	_	0.64	_	_	_	
		R _{ILIM} = OPEN, V _{IN} - V _{OUT} = 1 V	_	0.64	_	_		
Short-circuit current limit	I _{SCL}	(Note2),(Note4)	_	0.15	_	0.05	0.5	Α
Fast-trip comparator level	IFASTTRIP (ISHORT_TRIP)		_	I _{LIM} × 1.6	_	_	_	А
ILIM short resistor detect Threshold	Rshortlim	_	_	11	_	_	_	k۵
Thermal Protection								
								0.0
Thermal shutdown Threshold	T _{SD}	Tj	_	160	_	_	_	°C

Note2: This parameter is warranted by design.

Note3: Pulsed testing techniques used during this test maintain junction temperature approximately equal to ambient temperature.

Note4: Hard short less than 10m Ω . .



TCKE800 & 812 AC Characteristics (Unless otherwise specified,Ta = -40 to 85°C, VIN = 12V, RILIM = $20k\Omega$, RLOAD= 12Ω , CIN = COUT = $1\mu F$)

Characteristics	Symbol	Test Condition		Min	Тур.	Max	Unit
V _{OUT} on time	ton	V _{EN} ↑ to I _{IN} = 100 mA, 1 A resistive load C _{dV/dT} = OPEN (Note5)	I at Vouт,	_	270	_	μs
VOUT off time	torr	V _{EN} ↓ to V _{EFET} ↓, C _{EFET} = OPEN	TCKE800NA TCKE812NA	_	1.0	_	
VOOT on time	tOFF	(Note5)	TCKE800NL TCKE812NL		0.5		μs
		V _{EN} ↑ to V _{OUT} become V _{IN} * 90%, C _{dV/c} (Note6)	V _{EN} ↑ to V _{OUT} become V _{IN} * 90%, C _{dV/dT} = OPEN (Note6)		500	700	μs
Output ramp time	^t dV/dT	V_{EN} to Vout become V_{IN} * 90%, $C_{dV/dT}$ = 1 nF (Note5)			4.8		ms
Fast-trip comparator delay	tFastOffDly	IOUT > IFASTRIP to IOUT = 0 (Switch off)	(Note5)	_	150	_	ns
EFET on time	teest on	V _{EN↑} to V _{EFET} = VIN, C _{EFET} = 1 nF(Not	te5)	_	6.2	_	ms
EFET ON LIME	tefet-on	V _{EN} ↑ to V _{EFET} = VIN, C _{EFET} = 10 nF(N _e	ote5)	_	60	_	ms
	V _{EN} ↓ to V _{EFET} = 1 V, C _{EFET} = 1 nF (Note5)	V _{EN} ↓ to V _{EFET} = 1 V, C _{EFET} = 1 nF	TCKE800NA TCKE812NA	_	1.5	_	
EFET off time			TCKE800NL TCKE812NL	_	1.1	_	μs
EFET OIL WITHE	tefet-off	V _{EN} ↓ to V _{EFET} = 1 V, C _{EFET} = 10 nF	TCKE800NA TCKE812NA	_	3.9	_	
		(Note5)	TCKE800NL TCKE812NL	_	3.5	_	μs


Note5: This parameter is reference only.

Note6: This parameter is warranted by design.



Application Note

1. Application circuit example



1) Peripheral circuits

Connect the power supply to the input terminal VIN. During normal operation, almost the same voltage as the V_{IN} voltage is output from the output terminal VOUT through the internal MOSFET.

If the current suddenly decreases, for example, when short-circuiting or overcurrent is protected, high-spike voltages may be generated due to back electromotive force of inductance components such as wirings connected to the input/output terminals of the eFuse IC, causing damage to the eFuse IC and resulting damage. In this case, a positive spike voltage is generated on the input side and a negative spike voltage is generated on the output side.

When designing boards, design patterns so that the length of the wires on the input-side and output-side of the eFuse IC is as short as possible. Also, the GND wiring area should be as wide as possible to reduce the impedance. C_{IN} functions to suppress the peak value against the positive spike voltage generated by the inputs. The peak value V_{SPIKE} of the spike voltage and the capacitance value of the C_{IN} have the following relationship. It can be understood that the spike voltage can be reduced by increasing the C_{IN} .

$$V_{SPIKE}(V) = V_{IN} + I_{OUT} \times \sqrt{\frac{L_{IN}}{C_{IN}}}$$

L_{IN}: effective inductance component of the input terminal (H), I_{OUT}: output current (A)

VSPIKE: peak value of spiked voltage generated (V), VIN: power supply voltage during normal operation (V)

Toshiba eFuse IC recommends 1 μ F for C_{IN} and C_{OUT} , and in most cases this value is effective enough. Be sure to measure it on the actual PCB board.


If the transient voltage at the input terminal of the eFuse IC exceeds the absolute maximum rating, connect a TVS diode (ESD protection diode) between the input terminal and GND.

For negative spike voltage generated on the output side, SBD (Schottky barrier diode) can be connected to prevent the output potential from dropping below GND.

SBD is effective not only for protecting eFuse ICs, but also for protecting ICs and devices connected to the load side. Connect the SBD with the GND as the anode between the output terminal of the eFuse IC and the GND.

As noted above, TVS diode and SBD are recommended for eFuse IC because they can provide more robust protective features. The diagram below shows the peripheral circuit diagram when a TVS diode and a SBD are added.






Toshiba recommends DF2S23P2CTC as the TVS diode and CUHS20S30 as the SBD diode.

2) Operation of the thermal shutdown function

The overcurrent protection function prevents damage to the IC and load by suppressing power consumption in the event of an error. If the output current exceeds the limit current (I_{LIM}) due to a load error or short circuit, the output voltage and output current also decrease, thereby limiting the power consumed by the IC and the load.

In addition to the short-circuit protection function, which will be described later, it is double-protected against overcurrent, which greatly contributes to the prevention of ignition and smoke.

The timing chart of the auto-retry type overcurrent protection clamp operation is shown below.




Timing chart of overcurrent protection operation (auto-retry type)

When the output current reaches I_{LIM} and overcurrent is detected, the output current is clamped so that no more current than I_{LIM} flows. At this time, the output voltage drops slightly according to the relationship between the output voltage and the current, which will be described later. If the overcurrent is not resolved at this stage, this condition is maintained and the IC temperature continues to rise. Soon the IC reaches the operating temperature of the thermal shutdown function, the MOSFET is switched off, and the eFuse IC stops operating.




Next, the timing chart of the overcurrent protection clamp operation of the latch type is shown in the figure below. This condition is maintained until the latch type is restarted by the control signals of the EN/UVLO terminal. However, the auto-retry type repeats the restoration attempt by stopping the operation \rightarrow lowering the temperature \rightarrow releasing the thermal shutdown \rightarrow clamping the current \rightarrow protecting the overheat \rightarrow raising the temperature \rightarrow protecting the overheat \rightarrow Stopping the operation until the overcurrent is eliminated.



Timing chart of overcurrent protection operation (latch type)

3) Setting the overcurrent protection function

The following figure shows the relationship between output voltage and current during overcurrent protection clamp operation.



Output Voltage-Current Characteristics during Overcurrent Protection Clamp Operation


Toshiba eFuse IC has a variable current limit. By selecting the external resistor R_{ILIM} of the ILIM terminal appropriately, the current limit can be set to the optimum value for each application. The I_{LIM} calculations are the same as those for the TCKE8xx series, and are as shown below. However, the deviation between the theoretical value and the measured value is large when the current is 1A or lower. Be sure to check the resistance value with the actual machine when selecting the resistance value.


$$I_{LIM}(A) = 0.13 + 101.8/R_{ILIM}(k\Omega)$$

R_{ILIM}: ILIM terminal external resistor (kΩ)



The following is a diagram of the peripheral circuitry of the ILIM terminal and the relation between RILIM and ILIM.





ILIM Terminal External Circuits

RILIM-ILIM Characteristics

For reference table below shows the resistivity of the R_{ILIM} and the current I_{LIM} .


R _{ILIM} (kΩ)	I _{LIM} (A) (typ.)	Conditions
20	5.15	
24	4.38	
36	3.00	
62	1.78	V V 4V
120	0.96	V _{IN} -V _{OUT} =1 V
250	0.5	
0	0.64	
OPEN	0.64	

4) Short Circuit protection

The short-circuit protection function prevents excessive current from flowing by stopping operation when the power supply line or load is short-circuited due to some kind of abnormality. If the output current is 1.6 times the current limit (I_{LIM}) for a very short period of time, the output is judged to be short-circuited and this function operates.

Toshiba eFuse IC employs an ultra-high-speed short-circuit protecting circuit (Fast trip function). Simulation results are shown to suppress the current to near zero at 150 ns (typ.) from the occurrence of the short-circuit.

The following figure shows the operating waveforms of the simulated Fast trip function.




Output voltages and output current waveforms during fast trip operation



The short-circuit protection circuit performs the return operation 100 µs after Fast trip. If the short-circuit continues, the protection operation starts again. The latch type does not attempt to recover thereafter, but continues to be protected until it is restarted by the control signal. The auto-retry type attempts to recover until the short-circuit condition is resolved by using the thermal shutdown cycle.

5) Overvoltage protection function

The overvoltage clamp function clamps the output voltage with a limited voltage and prevents overvoltage from being applied to the load without outputting any more voltage. This function is available on the TCKE805/812 series and is not included in the TCKE800 series. The limit voltages are set to 6.04 V (typ.) for the TCKE805 series and 15 V (typ.) for the TCKE812 series. The diagram below shows the relation between the input voltage and the output voltage of TCKE800/805/812 series.



Overvoltage Characteristics of TCKE800/805/812


Similar to the overcurrent protection and short-circuit protection, the auto-retry type will attempt to recover from the overvoltage, but the latch type will retain this state until it is restarted.

6) Inrush current reduction

When the output is turned on, an inrush current flows to charge the capacitor connected to the load side. If this current is too large, the overcurrent protection circuit may malfunction, making it impossible to start up, or the output voltage may overshoot.

To prevent this, this function controls the slew rate when the output voltage rises by limiting the inrush current. The following figure shows the rise of the output voltage (V_{OUT}) and the inrush current when the inrush current is

limited by this function. As shown below, the output current at the start-up is gradually increasing.



Inrush current reduction (slew rate control) function




7) Setting of slew rate control for inrush current reduction


To shiba eFuse IC has a variable inrush current function. The external capacitor at the dV/dT terminal can be used to appropriately set the rise time ($t_{dV/dT}$) of the output voltage. The formula for the rise time is as follows:

$$t_{dV/dT}$$
 (s) = $0.36 \times 10^6 \times VIN \times (C_{dV/dT} + 50 \times 10^{-12}) + 3.0 \times 10^{-4}$

V_{IN}: input voltage (V), C_{dV/dT}: external capacitance of dV/dT terminal (F)

The following chart shows the peripheral circuit diagram of the dV/dT terminal and graphs showing the relation between $C_{dV/dT}$ and $t_{dV/dT}$.






External Circuits around dV/dT Terminal

C_{dV/dT}-t_{dV/dT} Characteristics

8) Thermal shutdown function

Thermal shutdown (overheat protection) is a function to shut off and protect the output by setting the IC to standby when a large current continues to flow to the output and the junction temperature of the eFuse IC exceeds the set temperature.

The following figure shows the operation image of the thermal shutdown function. When the thermal shutdown is activated, no current flows through the IC, and the junction temperature begins to drop. Hysteresis is given to the operating temperature and the recovery temperature of the thermal shutdown. The IC will not recover until the temperature drops after a certain period of time.




Operation of thermal shutdown function



9) Reverse current blocking

As an option, Toshiba eFuse IC can prevent reverse current flow by attaching an N-channel MOSFET to the EFET terminal. The reverse current blocking function prevents reverse current from the output side to the input side when the operation of the eFuse IC is stopped, for example, by turning off the power supply of the VIN or controlling the input side by the EN/UVLO terminal.

The circuit for using the reverse current blocking function is shown in the figure below.



Examples of eFuse IC Peripheral Circuits with Reverse current blocking Function

Our SSM6K513NU is recommended as an external FET to prevent backflow. SSM6K513NU main characteristics are as follows:

- Drain-Source voltage: V_{DSS} = 30 V
- · Gate-Source Voltage: V_{GSS} = 20 V
- Drain current: I_D = 15 A
- Drain-Source on-resistance: $R_{DS (ON)}$ =8 m Ω @V_{GS}=4.5 V


When using other products, select a product with as low of on-resistance as possible, with sufficient V_{DSS} and I_{D} margins for the power supply voltage and the load current that is expected to be used.

The EFET terminal outputs the internally boosted voltage V_{IN} +4.9V (typ.). If this function is not used, open the terminal.

10) Under voltage lockout function (UVLO)

This function stops the operation of the eFuse IC when the input voltage is low and prevents malfunction of the load. The TCKE8xx series will not operate unless the input voltage exceeds 4.15 V (typ.). This voltage has hysteresis at the rising and falling edges. At the falling edge, the voltage stops at 5% (typ.) lower than 4.15 V at the rising edge (about 3.95 V).

The following figure shows the operation of this function.



Operation of UVLO circuit




11) EN/UVLO terminal function

The TCKE8xx series is equipped with EN/UVLO terminal, and this terminal can be used to control the operation of the whole eFuse IC. It is also possible to set the operating voltage of the under voltage lockout function to the optimum value by externally attaching a resistor.

The following are examples of uses for this terminal.


(1) When the operating voltage of the under voltage lockout function is not changed or the operation control is not performed.



Connections of EN/UVLO terminals (Direct VIN connection)

Connect the EN/UVLO terminal directly to the VIN terminal. This eliminates the need for pull-up resistors in the TCKE8 series. The EN/UVLO terminal is designed to be breakdown-voltage 18 V, and the VIN terminal and the EN/UVLO terminal can be directly connected. This helps reduce the number of parts.

(2) When the operating voltage of the under voltage lockout function is not changed and the operation control is performed from the outside.




Connecting Examples of EN/UVLO Terminals (External Control)

Connect external control signals directly into the EN/UVLO terminal. Since the on/off threshold voltages of the EN/UVLO terminals are hysteretic, set the "H" level of the control signal to be 1.1 V (typ.) or higher and the "L" level of the control signal to be 0.96 V (typ.) or lower.

If the EN/UVLO terminal is open (indefinite), the eFuse IC operation may become abnormal. Be careful not to open this terminal even when it is at the "L" level.



(3) When the operating voltage of the under voltage lockout function is not changed and the operation is controlled by the short-circuit switch with the VIN terminal.




Connection examples of EN/UVLO terminals (connected by VIN and switches)

Switches can be directly connected to the VIN so that the operation can be controlled. A pull-down resistor is required to prevent the EN/UVLO terminal from being opened when the SW1 is opened. The value of the pull-down resistor may be any value that does not cause the EN/UVLO terminal to become indefinite. However, when the SW1 is conducting, consider the current flowing through R1, and check the value with the actual device to determine the value of the pull-down resistor.

(4) To change the operating voltage of the under voltage lockout function

By adding an external resistor to the EN/UVLO terminal, the operating voltage of the under voltage lockout function can be changed to an optimum value. An example of the circuit is shown in the figure below.



a) In case of no operation control

b) in case of operation control

Connections of EN/UVLO terminals (VIN resistive division)

a) is an example of the circuit when the operation control is not performed by the EN/UVLO terminal, and **b)** is an example of the circuit when the operation control is performed.

As shown in the drawing, operation is stopped when the input voltage drops by controlling the operation of the EN/UVLO terminal with the voltage obtained by dividing the input voltage by external resistors. The operating voltage of the under voltage lockout function can be set to the optimum value by properly selecting the external resistance. However, the voltage cannot be set to 4.15 V or less.

The equation for setting V_{IN} _UVLO_(fall) by controlling the external resistors R1 and R2 of the EN/UVLO terminal is as follows.

$$V_{IN-}UVLO_{(fall)}(V) = \frac{R1 + R2}{R2} \times V_{ENF}(V)$$

V ENF: EN threshold (falling) 0.96 V (typ.)

As described above, the control voltage of the EN/UVLO terminal is hysteretic, and therefore the voltage to be



activated at the time of rising changes. The start-up voltage V_{IN}_UVLO_(rise) is calculated by the following equation.

$$V_{IN} - UVLO_{(rise)}(V) = \frac{R1 + R2}{R2} \times V_{ENR}(V)$$

V ENR: EN Threshold Voltage (rising) 1.1 V (typ.)

As shown in **b)** above, the switch can be connected in parallel with R2 to control the operation. In this case, contrary to the case of (3), the eFuse IC stops operating at the time of SW1 conduction. At this time, R1 is the current limiting resistor. Be careful when selecting the resistors for R1 and R2.


12) Precautions regarding protection functions

Toshiba eFuse IC has various protection functions. Be aware that not every function will cause the eFuse IC to cease functioning. When using these products, please read through and understand the concepts described and follow absolute maximum ratings from the information above or from our 'Semiconductor Reliability Handbook'. Please operate these products below absolute maximum ratings in all instances. Furthermore, Toshiba highly recommends inserting failsafe systems into the design.




13) Timing chart

The timing chart of the auto-retry type is shown in the figure below.



The timing chart of the latch type is shown in the figure below.





Timing chart (latch type)




Representative Typical Characteristics

ton Response






 V_{IN} = 5 V, $C_{\text{dV/dT}}$ = 120 pF, C_{OUT} = 1 $\mu\text{F},~R_{\text{LOAD}}$ = 3.3 Ω



Time t

toff Response

$$V_{IN}$$
 = 5 V, $C_{dV/dT}$ = 120 pF, C_{OUT} = 1 μ F, R_{LOAD} = 3.3 Ω




Time t (200 µs/div)


Over voltage clamp

$$C_{dV/dT} = Open, C_{OUT} = 1 \mu F, R_{LOAD} = Open$$

 $V_{IN} 5V to 8V$



 $V_{IN} = 5 \text{ V}, C_{dV/dT} = 120 \text{ pF}, C_{OUT} = 10 \text{ }\mu\text{F}, R_{LOAD} = OPEN$



 V_{IN} = 5 V, $C_{\text{dV/dT}}$ = 120 pF, C_{OUT} = 10 $\mu\text{F},~R_{\text{LOAD}}$ = 3.3 Ω




Time t (200 µs/div)


Note: The above characteristics curves are presented for reference only and not guaranteed by production test, unless otherwise noted.



Package Dimensions

WSON10B Unit: mm






Weight: 19.3 mg (typ.)



Land pattern dimensions for reference only

Unit: mm





RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical
 equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to
 control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative or contact us via our website.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
 limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
 technology products (mass destruction weapons). Product and related software and technology may be controlled under the
 applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the
 U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited
 except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

Toshiba Electronic Devices & Storage Corporation

https://toshiba.semicon-storage.com/

单击下面可查看定价,库存,交付和生命周期等信息

>>Toshiba(东芝)