

CMOS Digital Integrated Circuits Silicon Monolithic

TC7WPB9306FK,TC7WPB9307FK

1. Functional Description

· Low-Voltage, Low-Power 2-Bit Dual-Supply Bus Switch

2. General

The TC7WPB9306FK and TC7WPB9307FK are CMOS 2-bit dual-supply bus switches that can provide an interface between two nodes at different voltage levels. These devices can be connected to two independent power supplies. $V_{\rm CCA}$ supports 1.8 V, 2.5 V and 3.3 V power supplies, whereas $V_{\rm CCB}$ supports 2.5 V, 3.3 V and 5.0 V power supplies.

Bidirectional level-shifting is possible by simply adding external pull-up resistors between the An/Bn data lines and the $V_{\rm CCA}$ / $V_{\rm CCB}$ supplies. There is no restriction on the relative magnitude of the An and Bn voltages; both the An and Bn data lines can be pulled up to arbitrary power supplies.

The enable signal can be used to disable the device so that the buses are effectively isolated.

The Output Enable (OE:TC7WPB9306FK, $\overline{\text{OE}}$:TC7WPB9307FK) input is common for all the 2-bits of the data lines; thus these device are used as a single 2-bits bus switch. For the TC7WPB9306FK, Output Enable (OE) is active-High: When OE is High, the switch is on; when Low, the switch is off. For the TC7WPB9307FK, Output Enable ($\overline{\text{OE}}$) is active-Low: When $\overline{\text{OE}}$ is Low, the switch is on; when High, the switch is off.

The TC7WPB9306FK and TC7WPB9307FK supports power-down protection at the \overline{OE} , OE input, with \overline{OE} , OE being 5.5 V tolerant.

The channels consist of n-type MOSFETs.

All the inputs provide protection against electrostatic discharge.

3. Features

- (1) AEC-Q100 (rev.H) Grade 1 qualified (Note 1)
- (2) Wide operating temperature range: $T_{opr} = -40$ to 125 °C (Note 2)
- (3) Operating voltage: 1.8 V to 2.5 V / 1.8 V to 3.3 V / 1.8 V to 5.0 V / 2.5 V to 3.3 V / 2.5 V to 5.0 V / 3.3 V to 5.0 V bidirectional interface
- (4) Operating voltage: $V_{CCA} = 1.65$ to 5.0 V, $V_{CCB} = 2.3$ to 5.5 V
- (5) Low ON-resistance: $R_{ON} = 5.0 \Omega$ (typ.) @ $V_{IS} = 0$ V, $I_{IS} = 30$ mA, $V_{CCA} = 3.0$ V, $V_{CCB} = 4.5$ V
- (6) 5.5 V tolerance and power-down protection at the Output Enable input.
- (7) Packages: US8

Note 1: This device is compliant with the reliability requirements of AEC-Q100. For details, contact your Toshiba sales representative.


Note 2: For devices with the ordering part number ending in (CT. Topr = -40 to 85 °C for the other devices.

Start of commercial production

2020-09




4. Packaging




5. Pin Assignment







TC7WPB9307FK



6. Block Diagram



TC7WPB9307FK



Rev.5.0



7. Truth Table

Inputs OE (TC7WPB9306FK)	Function	Inputs OE (TC7WPB9307FK)	Function		
L	Disconnect	L	A port = B port		
Н	A port = B port	Н	Disconnect		

8. Absolute Maximum Ratings (Note) (Unless otherwise specified, Ta = 25 °C)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V_{CCA}		-0.5 to 7.0	V
	V _{CCB}		-0.5 to 7.0	
Input voltage	V _{IN}		-0.5 to 7.0	V
Switch I/O voltage	Vs		-0.5 to 7.0	V
Clamp diode current	I _{IK}		-50	mA
Switch I/O current	Is		64	mA
V _{CC} /ground current per supply pin	I _{CCA}		±25	mA
	I _{CCB}		±25	
Power dissipation	P _D		200	mW
Storage temperature	T _{stg}		-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

9. Operating Ranges (Note)

Characteristics	Symbol	Note	Rating	Unit
Supply voltage	V_{CCA}	(Note 1)	1.65 to 5.0	V
	V _{CCB}		2.3 to 5.5	
Input voltage	V _{IN}		0 to 5.5	V
Switch I/O voltage	Vs		0 to 5.5	V
Operating temperature	T _{opr}	(Note 2)	-40 to 125	°C
		(Note 3)	-40 to 85	
Input rise time	dt/dv		0 to 10	ns/V
Input fall time	dt/dv		0 to 10	ns/V

Note: The operating ranges must be maintained to ensure the normal operation of the device.

Unused inputs and bus inputs must be tied to either V_{CCA} or GND.

Note 1: The V_{CCA} voltage must be lower than the V_{CCB} voltage.


Note 2: For devices with the ordering part number ending in (CT.

Note 3: For devices except those with the ordering part number ending in (CT.

©2020-2021
Toshiba Electronic Devices & Storage Corporation



10. Application Circuit (Note)



Note: The $V_{CCA} < V_{CCB}$ voltage must be lower than the V_{CCB} voltage.

Note: Level-shifting functionality is enabled by adding pull-up resistors from An to V_{CCA} or V_{CCB} and from Bn to V_{CCB}

or V_{CCA}, respectively.



11. Electrical Characteristics

11.1. DC Characteristics (Unless otherwise specified, T_a = -40 to 85 °C)

Characteristics	Symbol	Note	Test Condition	V _{CCA} (V)	V _{CCB} (V)	Min	Max	Unit
High-level input voltage	V _{IH}		_	$1.65 \le V_{CCA} < 2.3$	V _{CCA} to 5.5	0.8 × V _{CCA}	_	V
				$2.3 \le V_{CCA} < 5.0$	V _{CCA} to 5.5	0.7 × V _{CCA}	_	
Low-level input voltage	V _{IL}		_	1.65 ≤ V _{CCA} < 2.3	V _{CCA} to 5.5	_	0.2 × V _{CCA}	V
				$2.3 \le V_{CCA} < 5.0$	V _{CCA} to 5.5	_	0.3 × V _{CCA}	
ON-resistance	R _{ON}	(Note 1)	V _{IS} = 0 V, I _{IS} = 30 mA	1.65	2.3	_	16.0	Ω
			See Figure 12.1	2.3	3.0	_	11.0	
				3.0	4.5	_	8.0	
Power-OFF leakage current	I _{OFF}		An, Bn = 0 to 5.5 V per circuit	0	0	_	±1.0	μА
Switch OFF-state leakage current	I _{SZ}		An, Bn = 0 to 5.5 V OE = GND, OE = V _{CCA}	1.65 to 5.0	V _{CCA} to 5.5	_	±1.0	μА
Input leakage current	I _{IN}		OE, OE = 0 to 5.5 V	1.65 to 5.0	V _{CCA} to 5.5	_	±1.0	μА
Leakage current form V _{CCB} to V _{CCA}	I _{CCBA}		OE, \overline{OE} = GND or V_{CCA} $V_{CCB} \rightarrow V_{CCA}$	3.3	5.0	_	10.0	μА
Quiescent supply current	I _{CCA1}		$OE, \overline{OE} = V_{CCA} \text{ or GND},$ $I_{IS} = 0 \text{ A}$	1.65 to 5.0	V _{CCA}	_	1.0	μА
	I _{CCB1}		OE, OE = V _{CCA} or GND, I _{IS} = 0 A	1.65 to 5.0	V _{CCA}	_	1.0	
	I _{CCA2}		$V_{CCA} \le OE, \overline{OE} \le 5.5 \text{ V},$ $I_{IS} = 0 \text{ A}$	1.65 to 5.0	V _{CCA}	_	±1.0	
	I _{CCB2}		$V_{CCA} \le OE, \overline{OE} \le 5.5 \text{ V},$ $I_{IS} = 0 \text{ A}$	1.65 to 5.0	V _{CCA}	_	±1.0	

Note 1: ON-resistance is measured by measuring the voltage drop across the switch at the indicated current.



11.2. DC Characteristics (Unless otherwise specified, T_a = -40 to 125 °C)

Characteristics	Symbol	Note		V _{CCA} (V)	V _{CCB} (V)	Min	Max	Unit
High-level input voltage	V _{IH}		_	1.65 ≤ V _{CCA} < 2.3	V _{CCA} to 5.5	0.8 × V _{CCA}	_	V
				2.3 ≤ V _{CCA} < 5.0	V _{CCA} to 5.5	0.7 × V _{CCA}	_	
Low-level input voltage	V _{IL}		_	1.65 ≤ V _{CCA} < 2.3	V _{CCA} to 5.5	_	0.2 × V _{CCA}	V
				$2.3 \le V_{CCA} < 5.0$	V _{CCA} to 5.5	_	0.3 × V _{CCA}	
ON-resistance	R _{ON}	(Note 1)	$V_{IS} = 0 \text{ V}, I_{IS} = 30 \text{ mA}$	1.65	2.3	_	25.0	Ω
			See Figure 12.1	2.3	3.0		16.0	
				3.0	4.5		12.0	
Power-OFF leakage current	I _{OFF}		An, Bn = 0 to 5.5 V Per circuit	0	0		±4.0	μА
Switch OFF-state leakage current	I _{SZ}		An, Bn = 0 to 5.5 V OE = GND, OE = V _{CCA}	1.65 to 5.0	V _{CCA} to 5.5	_	±4.0	μА
Input leakage current	I _{IN}		OE, OE = 0 to 5.5 V	1.65 to 5.0	V _{CCA} to 5.5	_	±4.0	μА
Leakage current form V _{CCB} to V _{CCA}	I _{CCBA}		OE, \overline{OE} = GND or V _{CCA} V _{CCB} \rightarrow V _{CCA}	3.3	5.0	_	40.0	μА
Quiescent supply current	I _{CCA1}		OE, $\overline{OE} = V_{CCA}$ or GND, $I_{IS} = 0$ A	1.65 to 5.0	V _{CCA}	_	5.0	μА
	I _{CCB1}		\overline{OE} , \overline{OE} = V_{CCA} or GND, I_{IS} = 0 A	1.65 to 5.0	V_{CCA}	_	5.0	
	I _{CCA2}		$V_{CCA} \le OE, \overline{OE} \le 5.5 \text{ V},$ $I_{IS} = 0 \text{ A}$	1.65 to 5.0	V _{CCA}	_	±5.0	
	I _{CCB2}		$V_{CCA} \le OE, \overline{OE} \le 5.5 \text{ V},$ $I_{IS} = 0 \text{ A}$	1.65 to 5.0	V _{CCA}		±5.0	

Note 1: ON-resistance is measured by measuring the voltage drop across the switch at the indicated current.

11.3. Level Shift Characteristics (Unless otherwise specified, T_a = -40 to 85 °C)

Characteristics	Symbol	Note	Test Condition	V _{CCA} (V)	V _{CCB} (V)	Min	Max	Unit
Input/Output characteristics	V _{OHU}	(Note 1)	An = V _{IN}	1.65	3.0 to 5.5	1.4	_	V
(translating up)			SW = ON See Fig. 14.1.	2.3	4.5 to 5.5	2.05		
			See 1 ig. 14.1.	3.0	4.5 to 5.5	2.7		
Input/Output characteristics	V _{OHD}	(Note 2)	An = V _{CCA}	1.65	3.0 to 5.5	1.3	1.65	V
(translating down)			SW = ON See Fig. 15.1.	2.3	4.5 to 5.5	1.95	2.3	
			1066 Fig. 10.1.	3.0	4.5 to 5.5	2.6	3.0	

Note 1: The Input/Output characteristics for translating up indicate the input voltages required to provide V_{CCA} + 0.5 V on the outputs when measured using the test circuitry shown in Fig. 14.1.

Note 2: The Input/Output characteristics for translating down indicate the voltages that cause the output voltages to saturate when measured using the test circuitry shown in Fig. 15.1.

©2020-2021 2021-12-27 6 Toshiba Electronic Devices & Storage Corporation Rev.5.0



11.4. Level Shift Characteristics (Unless otherwise specified, T_a = -40 to 125 °C)

Characteristics	Symbol	Note	Test Condition	V _{CCA} (V)	V _{CCB} (V)	Min	Max	Unit
Input/Output characteristics	V _{OHU}	(Note 1)	An = V _{IN}	1.65	3.0 to 5.5	1.4		V
(translating up)			SW = ON See Fig. 14.1.	2.3	4.5 to 5.5	2.05		
			Jee 1 ig. 14.1.	3.0	4.5 to 5.5	2.7		
Input/Output characteristics	V _{OHD}	(Note 2)	An = V _{CCA}	1.65	3.0 to 5.5	1.3	1.65	V
(translating down)			SW = ON See Fig. 15.1.	2.3	4.5 to 5.5	1.95	2.3	
				3.0	4.5 to 5.5	2.6	3.0	

Note 1: The Input/Output characteristics for translating up indicate the input voltages required to provide V_{CCA} + 0.5 V on the outputs when measured using the test circuitry shown in Fig. 14.1.

Note 2: The Input/Output characteristics for translating down indicate the voltages that cause the output voltages to saturate when measured using the test circuitry shown in Fig. 15.1.

11.5. AC Characteristics

(Unless otherwise specified, $T_a = -40$ to 85 °C, Input: $t_f = t_f = 2.0$ ns, $t_f = 10$ kHz)

11.5.1. $V_{CCA} = 3.3 \pm 0.3 \text{ V}$, $V_{CCB} = 5.0 \pm 0.5 \text{ V}$

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time	t _{PLH}	(Note 1)	See Fig. 13.1, 13.3	_	0.3	ns
(bus to bus)	t _{PHL}			_	1.2	
Output enable time	t _{PZL}		See Fig. 13.2, 13.4	_	9.0	ns
Output disable time	t _{PLZ}		See Fig. 13.2, 13.4	_	11.0	ns

Note 1: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 30 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

11.5.2. $V_{CCA} = 2.5 \pm 0.2 \text{ V}$, $V_{CCB} = 5.0 \pm 0.5 \text{ V}$

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time	t _{PLH}	(Note 1)	See Fig. 13.1, 13.3		0.35	ns
(bus to bus)	t _{PHL}				1.8	
Output enable time	t _{PZL}		See Fig. 13.2, 13.4		13.0	ns
Output disable time	t _{PLZ}		See Fig. 13.2, 13.4		15.0	ns

Note 1: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 30 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

11.5.3. V_{CCA} = 2.5 ± 0.2 V, V_{CCB} = 3.3 ± 0.3 V

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time	t _{PLH}	(Note 1)	See Fig. 13.1, 13.3	_	0.45	ns
(bus to bus)	t _{PHL}				2.2	
Output enable time	t _{PZL}		See Fig. 13.2, 13.4		17.0	ns
Output disable time	t _{PLZ}		See Fig. 13.2, 13.4		19.0	ns

Note 1: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 30 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

©2020-2021 2021-12-27 7 Toshiba Electronic Devices & Storage Corporation Rev.5.0



11.6. AC Characteristics (Unless otherwise specified, T_a = -40 to 125 °C, Input: t_r = t_f = 2.0 ns, t_f = 10 kHz)

11.6.1. V_{CCA} = 3.3 ± 0.3 V, V_{CCB} = 5.0 ± 0.5 V

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time	t _{PLH}	(Note 1)	See Fig. 13.1, 13.3	_	0.5	ns
(bus to bus)	t _{PHL}			I	1.4	
Output enable time	t _{PZL}		See Fig. 13.2, 13.4	_	13.0	ns
Output disable time	t _{PLZ}		See Fig. 13.2, 13.4		15.0	ns

Note 1: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 30 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

11.6.2. $V_{CCA} = 2.5 \pm 0.2 \text{ V}$, $V_{CCB} = 5.0 \pm 0.5 \text{ V}$

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time	t _{PLH}	(Note 1)	See Fig. 13.1, 13.3	_	0.55	ns
(bus to bus)	t _{PHL}			_	2.0	
Output enable time	t _{PZL}		See Fig. 13.2, 13.4		17.0	ns
Output disable time	t _{PLZ}		See Fig. 13.2, 13.4	_	19.0	ns

Note 1: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 30 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

11.6.3. $V_{CCA} = 2.5 \pm 0.2 \text{ V}$, $V_{CCB} = 3.3 \pm 0.3 \text{ V}$

Characteristics	Symbol	Note	Test Condition	Min	Max	Unit
Propagation delay time	t _{PLH}	(Note 1)	See Fig. 13.1, 13.3	_	0.65	ns
(bus to bus)	t _{PHL}				2.4	
Output enable time	t _{PZL}		See Fig. 13.2, 13.4	_	21.0	ns
Output disable time	t _{PLZ}		See Fig. 13.2, 13.4	_	23.0	ns

Note 1: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 30 pF load capacitance, when driven by an ideal voltage the source (zero output impedance).

11.7. Capacitive Characteristics (Unless otherwise specified, T_a = 25 °C)

Characteristics	Symbol	Test Condition	V _{CCA} (V)	V _{CCB} (V)	Тур.	Unit
Input capacitance	C _{IN}	_	3.3	3.3	3	pF
Switch terminal ON-capacitance	C _{I/O}	_	3.3	3.3	14	pF
Switch terminal OFF-capacitance	C _{I/O}	_	3.3	3.3	7	pF

12. DC Test Circuit




Fig. 12.1 ON-resistance Test Circuits

©2020-2021
Toshiba Electronic Devices & Storage Corporation

8
2021-12-27
Rev.5.0



13. AC Test Circuits/Waveform




Fig. 13.1 tpLH, tpHL Test Circuits




Fig. 13.2 t_{PLZ}, t_{PZL} Test Circuits




Fig. 13.3 AC Waveform of t_{PLH}, t_{PHL}




Fig. 13.4 AC Waveform of t_{PLZ}, t_{PZL}

©2020-2021
Toshiba Electronic Devices & Storage Corporation

9
2021-12-27
Rev.5.0



14. Level Shift Function (Used Pull-up Resistance)





Fig. 14.1 Test Circuit






Fig. 14.2 Input/Output Characteristics (Typ.) $V_{CCA} = 1.8 \text{ V}, T_a = 25 ^{\circ}\text{C}$

Fig. 14.3 Input/Output Characteristics (Typ.) $V_{CCA} = 2.3 \text{ V}, T_a = 25 ^{\circ}\text{C}$




Fig. 14.4 Input/Output Characteristics (Typ.) $V_{CCA} = 3.0 \text{ V}, T_a = 25 \text{ }^{\circ}\text{C}$

Note: The above characteristics curves are presented for reference only and not guaranteed by production test, unless otherwise noted.



15. Level Shift Function (Unused Pull-up Resistance)





Fig. 15.1 Test Circuit






Fig. 15.2 Input/Output Characteristics (Typ.) $V_{CCA} = 1.8 \text{ V}, T_a = 25 ^{\circ}\text{C}$

Fig. 15.3 Input/Output Characteristics (Typ.) $V_{CCA} = 2.3 \text{ V}, T_a = 25 ^{\circ}\text{C}$





Fig. 15.4 Input/Output Characteristics (Typ.) $V_{CCA} = 3.0 \text{ V}, T_a = 25 \text{ }^{\circ}\text{C}$

Note: The above characteristics curves are presented for reference only and not guaranteed by production test, unless otherwise noted.



Package Dimensions

Unit: mm



Weight: 0.01 g (typ.)

	Package Name(s)
JEDEC: SOT-765	
Nickname: US8	

Rev.5.0



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- · TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's
 written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications.
 TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").
 - Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant.
 - IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.

For details, please contact your TOSHIBA sales representative or contact us via our website.

- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
 INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS,
 INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS
 OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE,
 USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR
 A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

https://toshiba.semicon-storage.com/

©2020-2021 13 2021-12-27
Toshiba Electronic Devices & Storage Corporation Rev.5.0

单击下面可查看定价,库存,交付和生命周期等信息

>>Toshiba(东芝)