TOSHIBA CDMOS Integrated Circuit Silicone Monolithic

TC62D722CFNG

16-Output constant current LED driver with the output gain control function and the PWM grayscale function

Feature

The TC62D722CFNG is LED drivers which have the sink-type constant current output. The 8-bit output gain control function and 16, 14, 12, and 10-bit PWM grayscale functions are built in this IC. Output current values of 16 channels can be set by one external resistance. In addition, the thermal shutdown function, the output open detection function, and the output short detection function are built in.

This product is suitable for LED modules and lighting displays.

Characteristics

Supply voltage


: V_{DD} = 3.0 to 5.5 V

- 16 outputs built-in
- Output current setup range : IOUT = 1.5 to 90 mA
- Constant current output accuracy
- (@ REXT = 1.2 kΩ, VOUT = 1.0 V, VDD = 3.3 V, 5.0 V)
 - : N rank (Standard) ; Between outputs ± 2.5 % (max), Between devices: ± 2.5 % (max)
 - : S rank (Special production) ; Between outputs ± 1.5 % (max), Between devices: ± 1.5 % (max)
- Output voltage : Vout = 17 V (max)
- I/O interface : CMOS interfaces (Input of a schmitt trigger)
- Data transfer frequency
 - PWM frequency fpwm = 33 MHz (max)
- Operation temperature range (Topr = -40 to 85 °C
- 8-bit (256 steps) output gain control function built-in.
- PWM gray scale function built-in. (PWM resolution is selectable)
 - 16 bits (65536 steps), 14 bits (16384 steps), 12 bits (4096 steps), and 10 bits (1024 steps)
- Thermal shutdown function (TSD) built-in.
- Output error detection function built-in.
 - This function has the automatic operation and the command input manual operation. Output open detection function (OOD) and output short detection function (OSD) built-in.


: fsck = 30 MHz (max)

- Power-on-reset function built-in. (When the power supply is turned on, internal data is reset)
- Stand-by function built-in. (IDD=1 µA (max) at standby mode)
- Output delay function built-in. (Output switching noise is reduced)
- Package : P-HTSSOP24-0508-0.65-001






Block Diagram



Pin Assignment (top view)




Pin Description


Pin No	Pin Name	I/O	Function
1	GND	_	The ground pin
2	SIN	I	The serial data input pin:
3	SCK	I	The serial data transfer clock input pin.
4	TRANS	I	The data transfer command input pin.
5	OUT0	0	The sink type constant current output pin.
6	OUT1	0	The sink type constant current output pin.
7	OUT2	0	The sink type constant current output pin.
8	OUT3	0	The sink type constant current output pin.
9	OUT4	(0) L	The sink type constant current output pin.
10	OUT5	Ó	The sink type constant current output pin.
11	OUT6	0	The sink type constant current output pin.
12		0	The sink type constant current output pin.
13	OUT8	20	The sink type constant current output pin.
14	OUT9	o	The sink type constant current output pin.
15 🔇		0	The sink type constant current output pin.
16	OUT11	0	The sink type constant current output pin.
17	OUT12	0	The sink type constant current output pin.
18	OUT13	0 🔨	The sink type constant current output pin.
19	OUT14	0	The sink type constant current output pin.
20	OUT15	0	The sink type constant current output pin.
21	PWMCLK	Ι	The reference clock input pin for PWM grayscale control. One cycle of the input clock becomes a minimum pulse width of the PWM output.
22	SOUT	0	The serial data output pin.
23	REXT	—	The constant current value setting resistor connection pin.
24	VDD	_	The power supply input pin.

Equivalent circuit of input and output






(3). SOUT



(4). $\overline{OUT0}$ to $\overline{OUT15}$



(2). PWMCLK, TRANS

VDD O-

C

(PWMCLK) (TRANS)

GND C

1. Explanation of the function (Basic data input pattern) Data input is done with the SIN pin and the SCK pin. Command selection is done with the SCK pin and the TRANS pin.

About the operation of each command

Command	Number of SCK pulses at TRANS="H" (Note3)	Operation
S0	0, 1	The PWM data in the 16-bit shift register is transmitted to the PWM data register 1.
S1	2, 3	 The PWM data in the PWM data register 1 is transmitted to the PWM data register 2 or 3. (Note1) The automatic output open/short detection result data is transmitted to the 16-bit shift register. (Note2) PWM output start.
S2	7, 8	Input of the output ON/OFF data. (When this function is not used, this input is unnecessary.)
S3	9, 10	The manual output open/short detection functions are executed. (Note2) The manual output open/short detection result data is transmitted to the 16-bit shift register. (Note2)
S4	11, 12	Reset of the internal PWM counter.
S5	13, 14	Input of the state setting data (1).
S6	15, 16	Input of the state setting data (2).
Note2: Tr Note3: Of	nis operation is performed wh ther SCK numbers are disreq	by a PWM counter synchronization setting. nen the output open/short detection function is "Active" setting. garded. s transmitted to the PWM data register 1.)
SCK		
TRANS		Number of SCK pulses at TRANS="H" is 0 or 1.
SIN	PWM DA	
•S1 comm	and (The PWM data i	s transmitted to the PWM data register 2 or 3.)
SCK		
TRANS	Data input of the 16-bit shif	t register is unnecessary. Number of SCK pulses at TRANS="H" is 2 or 3
SIN		
•S2 comm	and (Input of the out	out ON/OFF data.)
SCK		
TRANS		Number of SCK pulses at TRANS="H" is 7 or 8
SIN		
•S3 comm	and (The output oper	n/short detection functions manual operation is executed.)
SCK		
TRANS	Data input of the 16-bit shift i	register is unnecessary. Number of SCK pulses at TRANS="H" is 9 or 10
SIN	$\langle \rangle$	
•S4 comm	and (Reset of the inte	ernal PWM counter.)
SCK		
TRANS	Data input of the 16-bit shift r	register is unnecessary. Number of SCK pulses at TRANS="H" is 11 or 12
SIN		
•S5 comm	nand (Input of the stat	e setting data (1).)
SCK		
TRANS		Number of SCK pulses at TRANS="H" is 13 or 14
SIN	STATE SETTIN	
•S6 comm	and (Input of the stat	e setting data (2).)
SCK		
TRANS		Number of SCK pulses at TRANS="H" is 15 or 16
SIN		
	STATE SETTIN	


2. About the operation of each command

2.1. S0 command

2.1.1. The PWM data is transmitted to the PWM data register 1.

Operation) In the number of SCK pulses at TRANS="H" is 0 or 1, the following operation is executed. The PWM data in the 16-bit shift register is transmitted to the PWM data register 1.

It is necessary to repeat this command 16 times to input the PWM data of OUT0 to OUT15.



2.1.2. Input form of the PWM data

PWM resolution is set by the S5 command. Default setting is "16-bit".

(1). 16-bit PWM setting

MSB															LSB	_
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	PWM setting (reference)
0	0	0	0	0	0	0	0	0	0	0	0	0	0	Q	0	0/65535(Default)
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1/65535
0	0	0	0	0	0	0	0	0	0	0	0	0	0	5	010	2/65535
÷	÷	÷	÷	÷		•••	÷	÷	÷	÷	÷	>	(\overline{O})	<u>))::</u>		÷
1	1	1	1	1	1	1	1	1	1	1	1	Y	VV.	∕ø	1	65533/65535
1	1	1	1	1	1	1	1	1	1	1	1	1	\searrow	1	0	65534/65535
1	1	1	1	1	1	1	1	1	1	1	1	1	JY	1	1	65535/65535

D15 to D0 is serial-data-inputted at MSB first.

(2). 14-bit PWM setting

MSB												\searrow		52	LSB	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4) D3	D2>	D1	DO	PWM setting (reference)
		0	0	0	0	0	0	0	0		0	0	0	0	0	0/16383(Default)
		0	0	0	0	0	0	0	0	0	0	0	0	0	≥ 1	1/16383
		0	0	0	0	0	0	0	6	0	> 0	0	0	(\mathbf{r})	0	2/16383
Don't	care	:	÷	÷	÷	••••	:	:			:	:((77.5		:	÷
		1	1	1	1	1	1	10	Ź	1		\checkmark	Y	0	1	16381/16383
		1	1	1	1	1	1	Y	1	1	/ /1	\mathbf{X}	1	1	0	16382/16383
		1	1	1	1	1	1/	Ŕ	$\overline{\gamma}$	1	ľ	1)	1	1	1	16383/16383

D15 to D0 is serial-data-inputted at MSB first.

(3). 12-bit PWM setting

MSB				Ŭ		(\sim					LSB	
D15	D14	D13	D12										PWM setting (reference)			
				0	0	0	0	0	0	\geq Q	[∨] 0	0	0	0	0	0/4095(Default)
				ØŹ	0) L	9	0	$\langle 0 \rangle$	0//	0)	0	0	0	0	1	1/4095
				0	∕∕0∕ [_]	0	0	0	6	Ő	0	0	0	1	0	2/4095
Don't care		\langle	:	/	> ::	V.		$\widehat{\Lambda}$		••••	÷	÷		:	÷	
			\sim	//1	1	1	1	\sim	7	1	1	1	1	0	1	4093/4095
			ζ.	Ź	万1	1	Ł	1	>1	1	1	1	1	1	0	4094/4095
				$\frac{1}{2}$	/1	1	1	1	1	1	1	1	1	1	1	4095/4095

D15 to D0 is serial-data-inputted at MSB first.

(4). 10-bit PWM setting

MSB	\sim				/									LSB					
D15	D14	D13 D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0 PWM setting (reference)					
					0	0	0	0	0	0	0	0	0	0	0/1023(Default)				
					0	0	0	0	0	0	0	0	0	1	1/1023				
					0	0	0	0	0	0	0	0	1	0	2/1023				
Don't care					÷	:	÷	÷	÷	÷	÷	÷	÷	:	:				
					1	1	1	1	1	1	1	1	0	1	1021/1023				
					1	1	1	1	1	1	1	1	1	0	1022/1023				
					1	1	1	1	1	1	1	1	1	1	1023/1023				

D15 to D0 is serial-data-inputted at MSB first.

2.2. S1 command

2.2.1. The PWM data is transmitted to the PWM data register 2 or 3.

Operation) In the number of SCK pulses at TRANS="H" is 2 or3, the following operation is executed. 1. The PWM data in the PWM data register 1 is transmitted to the PWM data register 2 or 3.

 The automatic output open/short detection result data is transmitted to the 16-bit shift register. (Note1) When internal PWM count is 1 to 21, the output open/short detection automatic operation is

done. the detection current flows to the OUT0 to OUT15 terminal. The detection current is about 4μ A. In the following cases, please note that the correct detection result may not be transferred. In case that PWM pulse length is short

In case of division PWM output system

(Factor: OUTn is turned off before the number of count reaches 21 counts.)

3. The PWM output start. In the input of this command, the PWM output is turned on once. When restarting by same PWM data, please input this command again.

Remarks) About the output operation when this command is input while PWM output.

- 1. When the PWM counter is the synchronous mode. (After turning on the power supply, the PWM counter is the synchronous mode)
- After the present PWM output has ended, PWM output is started by new PWM data. (Note2)
- 2. When the PWM counter is the asynchronous mode. (Note2) The present PWM output is canceled and a PWM output is immediately started by new PWM data.

Basic input pattern of S1 command)

	The output open/short detection automatic operation i	s done	
PWMCLK		ЛЛ	
SCK_	SCK signal is inhibited to input.	×LŪ	\square
TRANS_			
SOUT_	Previous Data	E15/E14	
SOUT is operat	ion at the time of S6 command N0=0 conditions		
	Command execution		

The first SCK (signal X in the above figure) after S1 command is used for transmission of the output open/short detection result data. The input from SIN is not received. Note1

- Note1: This operation is performed when the output open/short detection function is "Active" setting. The output open/short detection functions are set by S6 command. Default setting is "Not Active".
- Note2: PWM output synchronization PWM resolution is set by the S6 command. Default setting is "Synchronous mode".

2.2.2. Output form of the output open/short detection result data It is transmitted to 16 bit-shift register in the following form.

MSB														LSB	
E15 E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0	
OUT15 OUT14	OUT13	OUT12	OUT11	OUT10	OUT9	OUT8	OUT7	OUT6	OUT5	OUT4		OUT2	OUT1	OUT0	
E15 to E0 is	serial-d	ata-out	putted a	at MSB	first.						4(
									/						
Error oodo (u	hon out	out ono	n data	otion fu	action i	o offood		4	$\langle \langle \rangle$	\langle / \rangle)				
Error code (w	state of o		nueleo		or code		lve)		Conditio		tout				
											πραι				
	DOD ≥ VO				0			6)pen					
Vo	_{DOD} < Vo	UT			1			(ormal		\rightarrow			
Error oodo (u	han aut	out cho	rt data	tion fu	ootion i	o offood		\sim				\sim			
Error code (w			n delet				live)	$\partial \wedge$	Canditia	Actor		\sim			
	state of o	•		Eſſ	or code)		Y	Conditio		<u> </u>	γ)			
	$SD1/2 \leq V_0$				0		short-circuit Normal								
VO	_{SD1/2} > V	OUT				~			N	ormai	\sim				
Error code (w	hen out	out ope	n/short	detect	ion fun	ction is	effectiv	7 /e)	G	S 2)				
	he state				Error		\searrow		Conditio	on of ou	Itput				
	V _{OUT} or				0		>		pen or						
	V _{OUT} or				1		4		· \ \	ormal					
When bot					n is effe	ective, C	Open ar	nd short	-circuit	are und	distingu	ishable.			
					\mathcal{O}	リ			\sim		-				
When interna	I PWM d	count is	1 to 21	l, the o	utput o	pen/sh	ort dete	ction a	utomat	ic oper	ation is	done.			
When the out	put is of	f during	the ou	itput op	en/sho	rt deteo	ction ex	ecutior	n, the e	rror co	de beco	omes "1	".		
	Setting o		(tting of							code "			
PWM	l output r	node			pits nun	1	withou	t relatio	ons in th	ie state	of the o	output p	in.		
			\bigcirc	16 bit F	<u>_</u>	U 1									
	Normal				t PWM setting 0 to 20 PWM stepsetting										
PWM	l output r	node		12 bit F											
				10 bit F											
	<	$\sqrt{2}$		16 bit F				c .	0500 5						
	Division 14 bit PW							0 to	2560 P	vvivi ste	epsetting	9			
PWM	l output i	node		12 bit F		v		۰ı -		N/N / -1					
The choice to		-))-		10 bit F		<u> </u>					psetting				

The above table is unrelated at the time of the output open/short detection manual operation by S3 command.

2.3. S2 command


2.3.1. Input of the output ON/OFF data.

When this function is not used, this input is unnecessary.

- Operation) In the number of SCK pulses at TRANS="H" is 7 or 8, the following operation is executed. Input of the output ON/OFF data.
 - Even if PWM data is not changed to 0 settings, ON/OFF of the output can be controlled.

Remarks) About the output operation when this command is input while PWM output.

- 1. When the PWM counter is the synchronous mode. (Note1)
 - The setting of this command is reflected in the next PWM output.
- 2. When the PWM counter is the asynchronous mode. (Note1) The setting of this command is reflected immediately.



Note1: PWM output synchronization PWM resolution is set by the S6 command. Default setting is "Synchronous mode".

2.3.2. Input form of the output ON/OFF data

MSB							$\langle \bigcirc \rangle$							LSB
D15	D14	D13	D12	D11	D10	-D9 D8	3 D7	D6	D5	D4	D3	D2	D1	D0
OUT15	OUT14	OUT13	OUT12	OUT11	OUT10		18 OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	OUT0

D15 to D0 is serial-data-inputted at MSB first.

The output ON/OFF data setting

Input Data	Setting
	Output operates according to PWM data setting. (Default)
0	Output turn off

2.4. S3 command (The manual output open/short detection functions are executed.)

Operation) In the number of SCK pulses at TRANS="H" is 9 or 10, the following operation is executed. (Note1) The manual output open/short detection functions are executed.

The output is compulsorily turned on during ton(s3) with about 80 uA. And detection is done.

The manual output open/short detection result data is transmitted to the 16-bit shift register.

The output format which shows the transferred result of output open / short detection is same as the S1 command one.

ton(s3) is about 800 ns.

Remarks) For the period of tON(S3), please set SCK and TRANS to "L".

When inputting this command during PWM output, the manual output open/short detection functions are executed after the PWM output. In this case, ton(s3) occurs after a PWM output.

Basic input pattern of S3 command) t_{on(s3)} SCK 1 2 9 10 TRANS ON OUTn OFF SOUT E1 Previous Data SOUT is operation at the time of S6 command N0=0 conditions Command execution

The first SCK (signal X in the above figure) after this command is used for transmission of the output open/short detection result data. The input from SIN is not received. (Note1)

Note1: This operation is performed when the output open/short detection function is "Active" setting. The output open/short detection functions are set by S6 command. Default setting is "Not Active".

2.5. S4 command (Reset of the internal PWM counter.)

Operation) In the number of SCK pulses at TRANS="H" is 11 or 12, the following operation is executed. The internal PWM counter is reset.

When the internal RWM counter is reset, the output is turned off.

Remarks) S1 command input is required for outputting pulse again after S4 command execution.


Basic input pattern of S4 command)	

abio input pt	n 0 0 0 0
PWMCLK	
SCK	
TRANS	
SOUT	ON
	▼
	Command execution

2.6. S5 command

2.6.1. Input of the state setting data (1).

Operation) In the number of SCK pulses at TRANS="H" is 13 or 14, the following operation is executed. The state setting data (1) in the 16-bit shift register is transmitted to the state setting register.



2.6.2. Input form of the state setting data (1)

MSB						20				(\mathbf{x})				LSB
D15	D14	D13	D12	D11	D10	D9 D8	D7	D6	D5	D4	D3	D2	D1	D0
A7	A6	A5	A4	A3	A2	A1 A0		(< -	-	-	B1	B0	H0	L0
		م م سا م ا												

D15 to D0 is serial-data-inputted at MSB first. Please input "L" data to D7 to D4.

The state setting data (1) setting

A7 Setting of output gain control range High setting mode 47.5% to 202.7% Low setting mode 8.46% to 43.96% 47.5% to 202.7% A6 to A0 Setting of output gain control data Please refer to 13 to 14 page. 100% B1 to B0 Setting of number of PWM resolution bits Please refer to 15 page. 16-bit H0 Initialization (≈POR Not Active Active Not Active	Setting bit	Outline of command	Input	data	(Default)
A7 output gain control range 47.5% to 202.7% 8.46% to 43.96% 202.7% A6 to A0 Setting of output gain control data Please refer to 13 to 14 page. 100% B1 to B0 Setting of number of PWM resolution bits Please refer to 15 page. 16-bit H0 Initialization (≈POR Not Active Active Not Active	Setting bit	Outline of command	0	1	(Delault)
A6 to A0 Setting of output gain control data Please refer to 13 to 14 page. 100% B1 to B0 Setting of number of PWM resolution bits Please refer to 15 page. 16-bit H0 Initialization (≈POR Not Active Active Not Active	A7				
B1 to B0 resolution bits Please refer to 15 page. 16-bit H0 Initialization (≈POR Not Active Active Not Active	A6 to A0	Setting of			
	B1 to B0		Please refer	to 15 page.	16-bit
	H0	Initialization (≈POR operation)	Not Active	Active	Not Active
L0 Setting of Not Active Active Not Active	LO		Not Active	Active	Not Active

2.6.3. Details of each setting

A setting (setting of output gain control data reference value)

(1). In the case of the high setting mode (A7=0, 47.5% to 202.7%)

1 1 1 1 1 1 2027 1 <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>-,</th> <th>oue (A</th> <th></th> <th></th> <th> J</th> <th></th> <th></th> <th>-</th> <th>1 /</th>								-,	oue (A			J			-	1 /
1 1	0] Current gain(%)	A[0]	A[1]	A[2]	A[3]	A[4]	A[5]	A[6]		A[0]	A[1]	A[2]	A[3]	A[4]	A[5]	A[6]
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		1	1	1	1	1	1	0		1	1	1	1	1	1	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					/											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		0														
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						1						0	1			1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$) 118.4	0	1	0	(1)	1	1	0	196.6	0	1	0	1	1	1	1
1 0 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1			-			~		0								1
1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$													-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
1 1 1 1 1 0 0 1 185.6 0 1 1 0 0 0 1 1 1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 0 0 1 0 1 1 1 <th1< th=""> 1</th1<>																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	106.2	0														1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	104.9	1	1	1		0	$\left(1 \right)$	0	183.2	1	1	1	1	0	1	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		0							181.9							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																
1 0 1 0 1 0 177.1 1 1 0 1 0 177.1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 1 0 1		0	LO0/	1	1	0	1	0	179.5	0	0	1	1	0	1	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	100.0 (Default)	1	_1	्०	$\sqrt{2}$	0	\checkmark	0	178.3	1	1	0	1	0	1	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	98.8	0	1) þ	(1)		1	4(0)		0	1		1	0	1	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							-									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					7/ 4								-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							1						-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								-								-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			-										-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	-					-								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		0								4						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	87.8	1	0	0		0	1	0		1 \	0	0	0	0	1	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		0	0	0	0	9		0			0	0	0	0		1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								-								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									159.9							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		0				-			155.1							-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1	1	1	0	1	0	$\langle 0 \rangle$		7 1	$\overline{1}$	≤ 1 /	0 <	1	0	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				-		-	-	-					-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			-													
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			-					-		. ^						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1														
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		0										-				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1										1		h		
1 0 1 0 137.9 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 <th1< th=""></th1<>	62.1	0					0	0	140.4					0	0	
1 0 0 1 0 0 1 136.7 0 0 0 1 0 0 1		1														
		0				-							-			
						-						-				
		0				-		0		0	<u> </u>	-		0		-
		1			-	-	-	-		~			-			
1 0 0 1 1 0 133.1 0 0 0 0 0 1 1 0 1 1 0 1 1 0 1 1 0 0 0 0 0 1 1 0 1 1 1 1 0 0 0 0 0 1 0 1 <th1< th=""> 1 1 1</th1<>					-	-		-								
		0														
1 0 0 1 1 129.4 0 0 0 0 1 1 1 0 0 0 1 1 129.4 0 0 0 0 1 1																
		0														
1 0 0 0 0 0 1 126.9 0 0 0 0 1 126.9 <u>1</u>	48.7	1							126.9							
1 0 0 0 0 0 0 125.7 0 0 0 0 0 0 0	47.5	0	0	0	0	0	0	0	125.7	0	0	0	0	0	0	1

(2). In the case of the low setting mode (A7=1, 8.46% to 43.96%)

(4).					3011	ng nit		<u>, o.+</u>	0 /0 10	40.00	J /0]				-
A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]		A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]	
1	1	1	1	1	1	1	gain(%) 43.96	0	1	1	1		1	1	gain(%) 26.07
1	1	1	1	1	1	0	43.68	0	1	1	1	1	1	0	25.79
1	1	1	1	1	0	1	43.40	0	1	1	1	1	0	1	25.51
1	1	1	1	1	0	0	43.12	0	1	1	1	1	0	0	25.23
1	1	1	1	0	1	1	42.84	0	1	1	1	0	1	1	24.95
1	1	1	1	0	1	0	42.56	0	1	1	1	> 0	1	0	24.67
1	1	1	1	0	0	1	42.28	0	1	1	1 (0	0	1	24.39
1	1	1	1	0	0	0	42.00	0	1	1	1	0)	> 0	0	24.11
1	1	1	0	1	1	1	41.72	0	1	1	0		1	1	23.83
1	1	1	0	1	1	0	41.44	0	1	1	0		1	0	23.55
1	1	1	0	1	0	1 0	41.16 40.89	0	1		0	$\begin{pmatrix} 1 \\ \end{pmatrix}$	0	1	23.27
1	1	1	0	0	1	1	40.69	0	1	1>	0	0	1	1	23.00 22.72
1	1	1	0	0	1	0	40.33	0	1	1	0	0	1	0	22.44
1	1	1	0	0	0	1	40.05	0	1	6	0	0	0	1	22.16
1	1	1	0	0	0	0	39.77	0	1	_ 1	0	0	0	0	21.88
1	1	0	1	1	1	1	39.49	0	1 /	0	\sim_1	1		1	21.60
1	1	0	1	1	1	0	39.21	0	1	0	1	1	(\land)	0	21.32
1	1	0	1	1	0	1	38.93	0	1	0	1	1 (0	>1	21.04
1	1	0	1	1	0	0	38.65	0	ť	0	1	1(2)	ø	0	20.76
1	1	0	1	0	1	1	38.37	0	$\left(1 \right)$	0	1	0		1	20.48
1	1	0	1	0	1	0	38.09	0))0		(0)		0	20.20
1	1	0	1	0	0	1	37.81	0		0	\mathbf{Y}	0	0	1	19.92
1	1	0	1	0	0	0	37.53 37.25	0		0	1		<u> </u>	0	19.64 19.36
1	1	0	0	1	1	0	36.97	0		0			1	0	19.36
1	1	0	0	1	0	1	36.69	10	1	0			0	1	18.80
1	1	0	0	1	0	0	36.41	Q	1	0	0		0	0	18.52
1	1	0	0	0	1	1	36.13	0	1	0	0	0	1	1	18.24
1	1	0	0	0	1	0	35.85	Q	1	0 ((//0	0	1	0	17.96
1	1	0	0	0	0	1	35.57	0	1	0	$\left(\left(0\right) \right)$	0	0	1	17.68
1	1	0	0	0	0	0	35.29	0	1	6	9	0	0	0	17.40
1	0	1	1	1	1	1	35.02	✓ 0	0	1)	1	1	1	1	17.13
1	0	1	1	1	1	0	34.74	0	0	1	1	1	1	0	16.85
1	0	1	1	1	0	1	34.46	0	0		1	1	0	1	16.57
1	0	1	1	1	0	0	34.18 33.90	0	0		1 1	1	0	1	16.29 16.01
1	0	1	1	0	1	0	33.62	0	0	1	1	0	1	0	15.73
1	0	1	1	0	0	$\left(\begin{array}{c} 1 \end{array}\right)$	33.34	0	0	1	1	0	0	1	15.45
1	0	1	1	0	0	\Q	33.06	0/	0	1	1	0	0	0	15.17
1	0	1	0	1	1	X	32.78	0	0	1	0	1	1	1	14.89
1	0	1	0	1	10	0	32.50	0	0	1	0	1	1	0	14.61
1	0	1	0	1	0	()1)	32.22	0	0	1	0	1	0	1	14.33
1	0	1	0	$\frac{1}{1}$	0	0	31.94		0	1	0	1	0	0	14.05
1	0	1	0	0)] 1	1	31.66	0	0	1	0	0	1	1	13.77
1	0	1	0 <	0	1	7 0	31.38		0	1	0	0	1	0	13.49
1	0	1	0	0	0		31.10 30.82	0	0	1	0	0	0	1	13.21 12.93
1	0	0	1	1	7		30.82	0	0	0	1	1	1	1	12.93
1	0	0	1	1	1	0	30.26	0	0	0	1	1	1	0	12.03
1	0	0	$\langle \sqrt{2} \rangle$	1	0	1	29.98	0	0	0	1	1	0	1	12.09
1	0	0	Ň	1	0	0	29.70	0	0	0	1	1	0	0	11.81
1	0	0	Ý		1	1/>	29.42	0	0	0	1	0	1	1	11.53
1	0	0	$\overline{1}$	0	1	0	29.15	0	0	0	1	0	1	0	11.26
1	0	0	$\begin{pmatrix} 1 \end{pmatrix}$	0	0	X,	28.87	0	0	0	1	0	0	1	10.98
1	0 <	0	$\begin{pmatrix} 1 \end{pmatrix}$) 0	0	0	28.59	0	0	0	1	0	0	0	10.70
1	0	0	0	1	> 1		28.31	0	0	0	0	1	1	1	10.42
1	0	0	0	1 (0)	28.03	0	0	0	0	1	1	0	10.14
1	0	0	0	1	0		27.75	0	0	0	0	1	0	1 0	9.86
1	0	0	0	1	1	1	27.47 27.19	0	0	0	0	0	1	1	9.58 9.30
1	0	0	0	0	1		26.91	0	0	0	0	0	1	0	9.30
1	0	0	0	0	0	1	26.63	0	0	0	0	0	0	1	8.74
1	0	0	0	0	0	0	26.35	0	0	0	0	0	0	0	8.46
		-	-			-				-	, v	~			

B setting (Setting of PWM resolution)

B[1]	B[0]	Setting
0	0	16-bit (65536 steps) setting. (Default)
0	1	14-bit (16384 steps) setting.
1	0	12-bit (4096 steps) setting.
1	1	10-bit (1024 steps) setting.

H setting (Setting of Initialization function)

H[0]	Setting
0	The initialization function becomes not active (Default) It's normal operation mode.
1	The initialization function becomes active. All data in IC is initialized. After data initialization, it becomes normal operation mode.


L setting (Setting of standby mode (1) function)

L[0]	Setting
0	The standby mode (1) function becomes not active. (Default) It's normal operation mode.
1	The standby mode (1) function becomes active. The circuits other than the logic circuit are turned off. And power supply current is reduced. (All the data of the IC are stored. Data input is possible.) When S0 command is inputted at the standby mode (1), IC returns to normal operation mode. Return time to the normal operation mode is about 30 µs.

2.7. S6 command

2.7.1. Input of the state setting data (2).

Operation) In the number of SCK pulses at TRANS="H" is 15 or 16, the following operation is executed. The state setting data (2) in the 16-bit shift register is transmitted to the state setting register.



2.7.2. Input form of the state setting data (2)

MSB								\square	/			LSB
D15 D14	D13	D12	D11	D10	D9	D8 D7	D6	D5 D4	D3	D2	D1	D0
C0 D0	E0	F0	G0	10	J0\/	K0 M0	NO	<u>\-</u>	-	-	-	-

* D15 to D0 is serial-data-inputted at MSB first.

* Please input "L" data to D5 to D0.

The state setting data (2) setting

Setting	Outline of command	Inpu	t data	Default
bit	Outline of continand	0	1	Delault
C0	Setting of thermal shutdown function (TSD)	Active	Not Active	Active
D0	Setting of PWMCLK open detection function (POD)	Active	Not Active	Active
E0	Setting of output open detection function (OOD)	Not Active	Active	Not Active
F0	Setting of output short detection function (OSD)	Not Active	Active	Not Active
G0	Setting of PWM output synchronization	Synchronous	Asynchronous	Synchronous
	Setting of	Normal	Division	Normal
	PWM output system	output	output	output
OC	Setting of standby mode (2) function This function becomes active only at the time of the 16-bit PWM setting.	Not Active	Active	Not Active
K0	Setting of output short detection voltage	Vosd1	Vosd2	Vosd1
MO	Setting of output delay function	Active	Not Active	Active
N0	Setting of	Up edge	Down edge	Up edge
110	SCK trigger of SOUT	trigger mode	trigger mode	trigger mode

2.7.3. Details of each setting

C setting (Setting of thermal shutdown function (TSD))

C[0]	Setting
0	Thermal shutdown function becomes active. (Default)
1	Thermal shutdown function becomes not active.

D setting (Setting of PWMCLK open detection function (POD))

D[0]	Setting
0	 PWMCLK open detection function becomes active. (Default) When it was the state that a PWMCLK signal isn't input by breaking of wiring, it's the function which prevents PWM output keeping stopping by on state. When PWMCLK is not inputted for about 1 second after it is inputted even once, all output is turned off compulsorily. Output compulsion off is released by the initialization function of S5 command. In addition, the output compulsion off is removed by inputting PWMCLK again.
1	PWMCLK open detection function becomes not active.

E setting (Setting of output open detection function (OOD))

E[0]	Setting
0	Output open detection function becomes not active. (Default)
1	Output open detection function becomes active.

F setting (Setting of output short detection function (OSD))

F[0]	Setting
0	Output short detection function becomes not active. (Default)
1	Output short detection function becomes active.

G setting (Setting of PWM output synchronization)

G[0]	Setting
0	PWM output synchronous mode. (Default)
1	PWM output asynchronous mode.

I setting (Setting of PWM output system)

I[0]	Setting
0	Normal PWM output mode. (Default)
1	Division RWM output mode.

J setting (Setting of standby mode (2))

J[0]	Setting
0	The standby mode (2) function becomes not active. (Default) It's normal operation mode.
1	The standby mode (2) function becomes active. A state changes according to the data in a PWM data register. Condition 1: All data in the PWM data register1 and the PWM data register3 are "L". It becomes standby mode (2). The circuits other than the logic circuit are turned off. And power supply current is reduced. (All the data of the IC are stored. Data input is possible.) Condition 2: Excluding condition 1. It becomes Pre standby mode. It is the same operation as normal operation mode. Return time from standby mode (2) to Pre standby mode is about 30 µs. This function becomes active only at the time of the 16-bit PWM setting.

K setting (Setting of output short detection voltage)

K[0]		Setting		
0	Vosd1 setting. (Default)		(
1	Vosd2 setting.			

((//

M setting (Setting of output delay function)

M[0]	Setting
0 (Output delay function becomes active. (Default)
1 (Output delay function becomes not active.

N setting (Setting of SCK trigger of SOUT)

N[0]	Setting
0	It becomes up edge trigger mode. (Default) Data output trigger from SOUT, becomes up edge of SCK
1	It becomes down edge trigger mode. Data output trigger from SOUT, becomes down edge of SCK


3. Input of PWM setting data

3.1. Normal input mode (S0 command: 16 times)

It commands the PWM data input only.

The PWM data for $\overline{OUT0}$ to $\overline{OUT15}$ are transferred to the PWM data resister by repeating the PWM data input to the 16-bit shift register and S0 command input 16 times.

Unless S1 command is input, the PWM data for $\overline{OUT0}$ to $\overline{OUT15}$ is not reflected on output.




3.2. Speed input mode (S0 command 15 times + S1 command once)

It commands PWM data input and reflecting the PWM data on output at the same time.

The PWM data for OUT0 to OUT15 are reflected in the output by inputting S1 command after repeating the PWM data input to the 16-bit shift register and S0 command input 15 times. Normal input mode should be used to input PWM data only.

Speed input mode) S0 command 15 times + S1 command once



4. About operation of a PWM output

The PWM output is outputted once to one S1 command.

.

		, F	WM output period			
OUTn		PWM out	tput with the PWM data A.			
COMMAND	S0 S0 S1					
	PWM data A is inputted			(
When do	oing PWM ou	tput once again, it's nec	essary to input S1 com	nmand. 🔍 🛝	$\mathcal{V}(\mathcal{I})$	
		Ę F	WM output period		PWM output period	
OUTn		PWM out	put with the PWM data A.		PWM output with the PWM data A.	
COMMAND	S0 S0 S1				\$1	
	PWM data A is inputted	L	(75		
When S	1 command	is inputted during a	PWM output in PWN	l output async	chronous mode, the prese	nt PWM
		nd a PWM output is im				
		· ·	PWM output peri	od		
OUTn		PWM output with the PWM data A.	PWM outp	out with the PWM da	ta B.	
COMMAND	S0 S0 S1	S0 S0 S1		(7)	76	
F	PWM data A is inputted	PWM data B is inputted			\mathcal{I}	

When S1 command is inputted during a PWM output in PWM output synchronous mode, after the present PWM output has ended, a PWM output is started by new PWM data.

L.	PWM output period	
OUTn	PWM output with the PWM data A.	PWM output with the PWM data B.
COMMAND S0 S0 S1	50 (50) (51)	
PWM data A is inputted	PWM data B is inputted	


If S1 command is inputted two or more times during a PWM output in PWM output synchronous mode, after the present PWM output has ended, a PWM output will be started by the PWM data inputted at the end. . PWM output period

		F VVIVI OUL		
OUTn		PWM output with	the PWM data A.	PWM output with the PWM data C.
COMMAND	S0 S0 S1	S0 S0 S1	S0 S0 S1	
	PWM data A is inputted.	PWM data B is inputted	PWM data C is inputted.	

5. PWM Output

5.1. Normal PWM output mode.


Output waveform of 16-bit PWM. (**OUTn** indicates a current waveform.)



5.2. Division PWM output mode.

PWM output period is divided into 128 pieces. Because turn on time of output is not biased, it is effective in the flicker prevention on the display.

Output waveform of 16-bit PWM. (**OUTn** indicates a current waveform.)



6. Thermal shutdown circuit (TSD)

When the temperature of internal IC exceeds 150°C, all constant current outputs are turned off by this function. The constant current is outputted again when the temperature decreases to the rating.

The thermal shutdown function of this IC aims at stopping the influence (emitting smoke, ignition) on the circumference (LED and PCB) to the minimum, when it is used on the conditions beyond not a function but the maximum rating for preventing destruction of IC and IC results in destruction.

Calculation of heat

Take care not to let the temperature of the internal IC exceed 150°C by referring to the formula below.

Consumption power (IC output) [W] = (LED supply voltage [V] - Minimum of Vf of LED [V])

× Output current [A] × number of output × (ON Duty [%] / 100)


Consumption power (IC supply) [W] = IC supply voltage [V] ×IC supply current [A] Total of consumption power [W] = Consumption power (IC output) [W] + Consumption power (IC supply) [W]

Heat value of internal IC [°C] = Thermal Resistance [°C / W] × total of consumption power [W]

Temperature of internal IC [$^{\circ}$ C] = Heat value of internal IC [$^{\circ}$ C] + Ambient temperature [$^{\circ}$ C]

In case used LED supply voltage is high, and heat value of internal IC is large.

Heat value of internal IC can be reduced by decreasing the voltage with the external resistance shown below.



Setting method of resistance for heat protection

Voltage that should decrease by external resistance [V]

= LED supply voltage [V] - maximum of Vf of LED [V] - Output voltage [V]

Resistance for heat protection $[\Omega]$ = Voltage that should decrease by external resistance [V] / Output current [A]


7. Output delay function

This function is intended to have the effect of reducing switching noise by reducing the di/dt when all outputs are ON or OFF at the same time. There is a switching time lag between outputs. (tDLY (ON), tDLY (OFF)). A switching time lag between outputs is put in order of the following.


 $\overline{OUT0} \rightarrow \overline{OUT15} \rightarrow \overline{OUT7} \rightarrow \overline{OUT8} \rightarrow \overline{OUT1} \rightarrow \overline{OUT14} \rightarrow \overline{OUT6} \rightarrow \overline{OUT9} \rightarrow \overline{OUT2} \rightarrow \overline{OUT13} \rightarrow \overline{OUT5} \rightarrow \overline{OUT10} \rightarrow \overline{OUT3} \rightarrow \overline{OUT12} \rightarrow \overline{OUT4} \rightarrow \overline{OUT11}$

8. Power on reset (POR)

It avoids the malfunction by resetting all internal data of IC and setting default in startup. POR circuit operates only when V_{DD} rises from 0 V. To restart POR, V_{DD} should be 0.1 V or less. As for the voltage of storing the internal data, it is guaranteed after V_{DD} reaches 3.0 V or more once.



9. Application circuit (Dynamic lighting)



Absolute Maximum Ratings (T_a = 25°C)

Characteristics	Symbol	Rating (Note1)	Unit
Supply voltage	V _{DD}	- 0.3 to 6.0	V
Output current	I _{OUT}	95	mA
Logic input voltage	V _{IN}	- 0.3 to V _{DD} + 0.3 (Note2)	V
Output voltage	V _{OUT}	- 0.3 to 17	V
Operating temperature	T _{opr}	- 40 to 85	°C
Storage temperature	T _{stg}	- 55 to 150	°C
Thermal resistance	R _{th(j-a)}	45.47 (Note3)	°C/W
Power dissipation	P _D	2.74 (Note3)	W

 \mathcal{M}

Note1: Voltage is ground referenced.

Note2: 6 V must not be exceeded.

Note3: When ambient temperature is Ta = 25°C or more. Every time ambient temperature exceeded 1°C, please decrease 1/Rth(j-a).

Operating Condition DC Characteristics (Unless otherwise noted, $V_{DD} = 3.0$ V to 5.5 V, $T_a = -40$ to 85 °C)

Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
Supply voltage	V _{DD}		3.0	_	5.5	V
High level logic input voltage	VIH	Test terminal is SIN, SCK, TRANS, PWMCLK	0.7 × V _{DD}	_	V _{DD}	V
Low level logic input voltage	VIL	Test terminal is SIN, SCK, TRANS, PWMCLK	GND	_	0.3 × V _{DD}	V
High level SOUT output current	I _{ОН}	\bigcirc $-$	_	—	- 1	mA
Low level SOUT output current	lot		—	—	1	mA
Constant current output	Iout	Jest terminal is OUTn	1.5	—	90	mA

AC Characteristics 1 (Unless otherwise noted, V_{DD} = 5.0 V, T_a = 25 °C)

Characteristics	Symbol	Test Cond	Min	Тур.	Max	Unit	
Social data transfer fraguanay	faar	Up edge trigger mode	Cascade connect			30	MHz
Serial data transfer frequency	fsck	Down edge trigger mode					IVI⊓Z
SCK pulse width	twsck	SCK="H" and "L"		15	20	—	ns
PWMCLK pulse width	t _{wPWM}	$PWM\text{="`H"}$ and "L" , $R_{EXT}\text{:}$	=200 Ω to 12 kΩ	(15)	20	—	ns
TRANS pulse width	twTRANS	TRANS="H"	6	20	—	_	ns
	t SETUP1	SIN-SCK		())1	—	_	
	tSETUP2	TRANS-SCK		5	—	_	
Serial data setup time	tsetup3	TRANS-SCK	$\langle \bigcirc \rangle$	5	_	_	ns
	tsetup4	TRANS-SCK		2	\langle	_	
	tSETUP5	TRANS-PWMCLK	$\langle \langle \rangle \rangle$	5	$\langle - \rangle$	_	
	t _{HOLD1}	SIN-SCK	(7)	3	$\langle \rangle$	_	
Serial data hold time	t _{HOLD2}	TRANS-SCK	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		_		
	t _{HOLD3}	TRANS-SCK	X	02	_	ns	
	t _{HOLD4}	TRANS-SCK	—	_]		
	t _{HOLD5}	TRANS-PWMCLK		_5	_	_	

AC Characteristics 2 (Unless otherwise noted, VDD = 3.3 V, Ta = 25 °C)

Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
Sorial data transfor fraguanay	facu	Up edge trigger mode Cascade connect		_	30	MHz
Serial data transfer frequency	fscк	Down edge trigger mode			25	
SCK pulse width	twsck	SCK="H" and "L"	15	20	—	ns
PWMCLK pulse width	twpwm	PWM="H" and "L" , R_{EXT} =200 Ω to 12 k Ω	15	20	—	ns
TRANS pulse width	twTRANS	TRANS="H"	20	_	—	ns
	tSETUP1	SIN-SCK	1	_	_	
	tSETUP2	TRANS-SCK	5	-	—	
Serial data setup time	tsetup3	TRANS-SCK	5	_	—	ns
	tsetup4	TRANS-SCK	2	_	_	
	tSETUP5	TRANS-PWMCLK	5	_	_	
$\langle (\bigcirc) \rangle$	tHOLD1	SIN-SCK	3	_	_	
Serial data hold time	tHOLD2	TRANS-SCK	7		_	
	tногоз	TRANS-SCK	7	_	_	ns
	tHOLD4	TRANS-SCK	2	_	—	
· · · · · · · · · · · · · · · · · · ·	t _{HOLD5}	TRANS-PWMCLK	5	—	_	

Electrical Characteristics

Electrical Characteristics 1 (Unless otherwise noted, V_{DD} = 5.0 V, T_a = 25 °C)

Electrical Characteristic				JD - J.U V, Ta	- 23 0)		
Characteristics	Symbol	Test Circuit	Test Conditions		Min	Тур.	Max	Unit
High level SOUT output voltage	Vон	1	Ta=-40 to +85°C	I _{OH} =-1 mA	V _{DD} - 0.3	_	V _{DD}	V
Low level SOUT output voltage	V _{OL}	1	Ta40 10 +85 C	I _{OL} =+1 mA	GND	—	0.3	V
High level logic input current	Іін	2	V _{IN} = V _{DD} Test terminal is SIN	, SCK	\tilde{s}	—	1	μΑ
Low level logic input current	ΙιL	3	V _{IN} = GND Test terminal is PWMCLK, SIN, SC	K, TRANS	_	_	-1	μA
	IDD1	4	Stand-by mode (1) (V _{OUT} =17 V, SCK="I		(\swarrow	1.0	μA
Power supply current	IDD2	4	V _{OUT} =1.0 V, R _{EXT} = All output off	\square	//6	7.0	mA	
Constant current error(IC to IC) (S rank)	Δl _{out(IC)}	5	$V_{OUT}=1.0 V, R_{EXT}=1.2 k\Omega$ $\overline{OUT0}$ to $\overline{OUT15}$, 1ch output on		R	±1.0	±1.5	%
Constant current error(Ch to Ch) (S rank)	$\Delta I_{OUT(Ch)}$	5	V_{OUT} =1.0 V, R _{EXT} =1.2 k Ω OUT0 to OUT15, 1ch output on		9_	±1.0	±1.5	%
Constant current error(IC to IC) (N rank)	Δlout(IC)	5	V _{OUT} =1.0 V, R _{EXT} =		_	±1.0	±2.5	%
Constant current error(Ch to Ch) (N rank)	$\Delta I_{OUT(Ch)}$	5	Vout=1.0 V, REXT=1.2 k Ω OUT0 to OUT15 , 1ch output on		_	±1.0	±2.5	%
Output OFF leak current	loк	5	V _{OUT} =17 V, R _{EXT} =1	.2 k Ω , OUTn off	_	_	0.5	μA
Constant current output powersupply voltage dependence	%V _{DD}	5	V _{DD} =4.5 to 5.5 V, V R _{EXT} =1.2 kΩ OUT0 to OUT15	\geq	_	±1	±5	%/V
Constant current output output voltage dependence	%Vout	5 <	V _{OUT} =1.0 to 3.0 V, I OUT0 to OUT15		_	±0.1	±0.5	%/V
Pull-down resistor	RDOWN	2	Test terminal is TRANS, PWMCLK		250	500	750	kΩ
OOD voltage	VOOD	6	R _{EXT} =200 Ω to 12 k	Ω	0.2	0.3	0.4	V
	V _{OSD1}	6	R _{EXT} =200 Ω to 12 k	Ω	V _{DD} - 1.3	V _{DD} - 1.4	V _{DD} - 1.5	
OSD voltage	V _{OSD2}	6	R _{EXT} =200 Ω to 12 k	Ω	0.5 × V _{DD}	0.525 × V _{DD}	0.55 × V _{DD}	V
TSD start temperature	T _{TSD(ON)}	\mathcal{A}	Junction temperature		150	_	_	°C
TSD release temperature	TTSD(OFF)	\mathcal{I}	Junction temperature 100			_		°C
	\rightarrow							

Electrical Characteristics 2 (Unless otherwise noted, V_{DD} = 3.3 V, T_a = 25 °C)

					20 0	/		
Characteristics	Symbol	Test Circuit	Test Conditions		Min	Тур.	Max	Unit
High level SOUT output voltage	Vон	1			V _{DD} - 0.3	_	V _{DD}	V
Low level SOUT output voltage	V _{OL}	1	T _a =-40 to +85°C	I _{OL} =+1 mA	GND		0.3	V
High level logic input current	Ιн	2	V _{IN} = V _{DD} Test terminal is SIN, SC	К		_	1	μA
Low level logic input current	lι∟	3	V _{IN} = GND Test terminal is PWMCLK, SIN, SCK, T	RANS	9_	_	-1	μA
D	IDD1	4	Stand-by mode (1) or (2 V _{OUT} =17 V, SCK="L""		_		1.0	μA
Power supply current	IDD2	4	Vout=1.0 V, REXT=1.2 All output off	Ω.	The second secon		7.0	mA
Constant current error(IC to IC) (S rank)	ΔI _{OUT(IC)}	5	V _{OUT} =1.0 V, R _{EXT} =1.2 I OUT0 to OUT15 , 1ch	10		±1.5	%	
Constant current error(Ch to Ch) (S rank)	$\Delta I_{OUT(Ch)}$	5	V _{OUT} =1.0 V, R _{EXT} =1.2 k OUT0 to OUT15 , 1ch		±1.0	±1.5	%	
Constant current error(IC to IC) (N rank)	ΔΙουτ(ις)	5	V _{OUT} =1.0 V, R _{EXT} =1.2 k OUT0 to OUT15 , 1ch	9_	±1.0	±2.5	%	
Constant current error(Ch to Ch) (N rank)	$\Delta I_{OUT(Ch)}$	5	Vout=1.0 V, R _{EXT} =1.2 k OUT0 to OUT15 , 1ch	_	±1.0	±2.5	%	
Output OFF leak current	loк	5 (V_{OUT} =17 V, R _{EXT} =1.2 k Ω , OUT off		—	—	0.5	μA
Constant current output power supply voltage dependence	%V _{DD}	5	V_{DD} =3.0 to 3.6 V, V_{OUT} =1.0 V R_{EXT} =1.2 k Ω OUT0 to $OUT15$, 1ch output on		_	±1	±5	%/V
Constant current output output voltage dependence	%Vout	5	V _{OUT} =1.0 to 3.0 V, R _{EXT} =1.2 kΩ OUT0 to OUT15, 1ch output on		_	±0.1	±0.5	%/V
Pull-down resistor	RDOWN	2	Test terminal is TRANS, PWMCLK		250	500	750	kΩ
OOD voltage	VOOD	6	R _{EXT} =200 Ω to 12 kΩ		0.2	0.3	0.4	V
	V _{OSD1}	6	REXT=200 Ω to 12 k Ω		V _{DD} - 1.3	V _{DD} - 1.4	V _{DD} - 1.5	
OSD voltage	VOSD2	6	R _{EXT} =200 Ω to 12 k Ω		0.5 × V _{DD}	0.525 × V _{DD}	0.55 × V _{DD}	V
TSD start temperature	T _{TSD(ON)}		Junction temperature	150	_		°C	
TSD release temperature	T _{TSD(OFF)}	(-)	Junction temperature		100	_	_	°C
		$\overline{\langle \cdot \rangle}$	•					

Switching Characteristics

Switching Characteristics 1 (Unless otherwise specified, V_{DD} = 5.0 V, T_a = 25 °C)


Cha	aracteristics	Symbol	Test Circuit	Test Conditions	Min	Тур.	Max	Unit
_	SCK↑ to SOUT	t _{PD1U}	7	Up edge trigger mode	6	16	30	
Propagation d e l a y	SCK↓ to SOUT	t _{PD1D}	7	Down edge trigger mode	2	10	14	ns
	PWMCLK to OUT0	tPD2	7	Rext=1.2 kΩ	2_	30	40	
Constant r i s e	current Output e time	t _{or}	7	10 to 90% at voltage waveform of \overline{OUTn} R _{EXT} =1.2 k Ω	_	10	20	ns
Constant f a l	current Output I time	t _{of}	7	90 to 10% at voltage waveform of $OUTn$ R _{EXT} =1.2 k Ω	- ((10	20	ns
Constant	current Output	t _{DLY(ON)}	7	REXT=1.2 kΩ	4	4	9	ns
d e I a	y time	t _{DLY(OFF)}	7	Rext=1.2 kΩ	51	4	9	ns

Switching Characteristics 2 (Unless otherwise specified, V_{DD} = 3.3 V, T_a = 25 °C)

Cha	aracteristics	Symbol	Test Circuit	Test Conditions	Min	Тур.	Max	Unit
_	SCK↑ to SOUT	t _{PD1U}	7	Up edge trigger mode	6	16	30	
Propagation d e l a v	SCK↓ to SOUT	t _{PD1D}	7	Down edge trigger mode	2	13	18	ns
ueray	PWMCLK to OUT0	t _{PD2}	7(Rext=1.2 kΩ	—	30	40	
Constant r i s e	current Output e time	t _{or}		10 to 90% at voltage waveform of \overline{OUTn} R _{EXT} =1.2 k Ω	_	10	20	ns
Constant f a I I	current Output t i m e	t _{of}		90 to 10% at voltage waveform of \overline{OUTn} R _{EXT} =1.2 k Ω	_	10	20	ns
Constant	current Output		7((Rext=1.2 kΩ	2	6	12	ns
dela	y time	tDLY(OFF)	7	Rext=1.2 kΩ	2	6	12	ns


Test circuit

Test circuit 1 : High level SOUT output voltage / Low level SOUT output voltage




Downloaded From Oneyac.com


Test circuit 4 : Power supply current



Test circuit 5 : Constant current error(IC to IC and Ch to Ch) / Output OFF leak current / Constant current output power supply voltage dependence / Constant current output voltage dependence




Test Circuit 6 : OOD voltage / OSD voltage




Timing waveform

(1). SCK, TRANS, SIN, SOUT



(3). PWMCLK, $\overline{OUT0}$ to $\overline{OUT15}$




Reference data

This data is provided for reference only. So, in designing for mass production, take enough care in evaluating IC operation.

Output Current (I_{OUT}) – Constant current output setting resistance (R_{EXT})


The output gain control data is default.



Reference data

This data is provided for reference only. So, in designing for mass production, take enough care in evaluating IC operation.

Output current (IOUT) – Output voltage (VOUT)



Notes on design of ICs

1. Regarding decoupling capacitor between power supply and GND

It is recommended that decoupling capacitor between power supply and GND should place as near IC as possible.

2. Regarding resistors for setting of output current

When resistors for setting of output current (R_{EXT}) are used commonly by many ICs, in designing for mass production, take enough care in evaluating IC operation.

3. Regarding PCB layout


There is only one GND terminal on this device when the inductance in the GND line and the resistor are large, the device may malfunction due to the GND noise when output switching by the circuit board pattern and wiring. Therefore, take care when designing the circuit board pattern layout and the wiring.

4. Please check the latest technical data sheet at the time of mass production.

38

Package dimension

P-HTSSOP24-0508-0.65-001





Notes on Contents

1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3. Timing Charts

Timing charts may be simplified for explanatory purposes.

4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Providing these application circuit examples does not grant a license for industrial property rights.

5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

IC Usage Considerations

Notes on handling of ICs

[1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.

Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

- [2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- [3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.

Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.

[4] Do not insert devices in the wrong orientation or incorrectly.

Make sure that the positive and negative terminals of power supplies are connected properly.

Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

[5] Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.

If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

Points to remember on handling of ICs

(1) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (T_J) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.

(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

(3) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA".

Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY
 HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN
 LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific
 applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment
 used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling
 equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and
 equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR
 PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the
 design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass
 destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including,
 without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export
 of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use
 Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without
 limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF
 NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION

单击下面可查看定价,库存,交付和生命周期等信息

>>Toshiba(东芝)