


General Description

SOP-8 P-Channel enhancement mode power field effect transistors are produced using high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.



Features

- $V_{DS(V)} = -30V$
- $I_D = -7.9A$ ($V_{GS} = -10V$)
- $R_{DS(ON)} < 23m\Omega$ ($V_{GS} = -10V$)
- $R_{DS(ON)} < 35 m\Omega$ ($V_{GS} = -4.5V$)
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.

Absolute Maximum Ratings $T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	NDS8435A	Units
V_{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous - Pulsed (Note 1a)	-7.9	A
		-25	
P_D	Maximum Power Dissipation (Note 1a)	2.5	W
		1.2 (Note 1b)	
		1 (Note 1c)	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ C$

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	25	$^\circ C/W$

Electrical Characteristics (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = -250 μA	-30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -24 V, V _{GS} = 0 V			-1	μA
		T _J = 55°C			-10	μA
I _{GSSF}	Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = -250 μA	-1	-1.3	-3	V
		T _J = 125°C	-0.7	-1	-2.2	
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = -10 V, I _D = -7.9 A		20	23	mΩ
		V _{GS} = -4.5 V, I _D = -6.5 A		30	35	
I _{D(on)}	On-State Drain Current	V _{GS} = -10 V, V _{DS} = -5 V	-25			A
		V _{GS} = -4.5 V, V _{DS} = -5 V	-10			
g _{FS}	Forward Transconductance	V _{DS} = -10 V, I _D = -7.9 A		-17		S
C _{iss}	Input Capacitance	V _{DS} = -15 V, V _{GS} = 0 V, f = 1.0 MHz		1800		pF
C _{oss}	Output Capacitance			950		pF
C _{rss}	Reverse Transfer Capacitance			240		pF
t _{D(on)}	Turn - On Delay Time	V _{DD} = -10 V, I _D = -1 A, V _{GEN} = -10 V, R _{GEN} = 6 Ω		11	22	ns
t _r	Turn - On Rise Time			20	35	ns
t _{D(off)}	Turn - Off Delay Time			95	180	ns
t _f	Turn - Off Fall Time			46	100	ns
Q _g	Total Gate Charge	V _{DS} = -15 V, I _D = -7.9 A, V _{GS} = -10 V		48	67	nC
Q _{gs}	Gate-Source Charge			6		nC
Q _{gd}	Gate-Drain Charge			12		nC
I _S	Maximum Continuous Drain-Source Diode Forward Current				-2.1	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -2.1 A (Note 2)		-0.74	-1.2	V




Notes:

- R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(on)} \theta_{rJ}$$

Typical R_{θJA} for single device operation using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- 50°C/W when mounted on a 1 in² pad of 2oz copper.
- 105°C/W when mounted on a 0.04 in² pad of 2oz copper.
- 125°C/W when mounted on a 0.006 in² pad of 2oz copper.



Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit.




Figure 12. Switching Waveforms.

Typical Electrical and Thermal Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. SO-8 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 16. Maximum Safe Operating Area.





Figure 17. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.


PACKAGE OUTLINE DIMENSIONS

SOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
theta	0°	8°	0°	8°

Marking



Ordering information

Order code	Package	Baseqty	Deliverymode
UMW NDS8435A	SOP-8	3000	Tape and reel

单击下面可查看定价，库存，交付和生命周期等信息

[>>UMW\(友台半导体\)](#)