

### **General Description**

The AD8631A (single), AD8632A (dual) and AD8634A (quad) are low noise,

low voltage, and micro power operational amplifiers. With an excellent bandwidth of 6.5MHz, a slew rate of 4V/µs, and a quiescent current of 480µA per amplifier at 5V, the AD863xA family can be designed into a wide range of applications.

The AD863xA op-amps are designed to provide optimal performance in low voltage and low noise systems. The input common-mode voltage range includes ground, and the maximum input offset voltage are 4.2mV. These parts provide railto-rail output swing into heavy loads. The AD863xA family is specified for single or dual power supplies of +2.3V to +5.5V. All models are specified over the extended industrial temperature range of -40°C to +125°C.

The AD8631A is available in 5lead SC70 and SOT-23 packages. The AD8632A is available in 8-lead MSOP ,TSSOP and SOIC packages. The AD8634A is available in 14-lead TSSOP and SOIC packages.

### **Features**

- High Slew Rate: 4V/µs
- Wide Bandwidth: 6.5MHz
- Low Power: 480µA per Amplifier Supply Current
- Settling Time to 0.1% with 2V Step: 1 μs
- Low Noise: 20 nV/ $\sqrt{\text{Hz}}$ @10KHz
- High Gains of 103 dB for Active Filters and Gain Stages
- Low Offset Voltage: 4.2 mV Maximum
- Unit Gain Stable
- Rail-to-Rail Input and Output

➤ Input Voltage Range: -0.1V to +5.1V

at 5V Supply


- Operating Power Supply: +2.3V to +5.5V
- Operating Temperature Range: -40°C to +125°C

### **Applications**

- Photodiode Amplification
- Sensor Interfaces
- Audio Outputs
- Active Filters
- Driving A/D Converters
- Portable Equipment & Battery-Powered Instrumentation




# **Pin Configurations**



# **Pin Description**

Pin	Symbol	Description			
1	-IN	Inverting Input of the Amplifier. The Voltage range can go from $(V_{S-}-0.1V)$ to $(V_{S^+}+0.1V).$			
2	+IN	Non-Inverting Input of Amplifier. This pin has the same voltage range as –IN.			
3	$+V_{S}$	Positive Power Supply. The voltage is from 2.3V to 5.5V. Split supplies are possible as long as the voltage between $V_{S^+}$ and $V_{S^-}$ is between 2.3V and 5.5V. A bypass capacitor of $0.1\mu F$ as close to the part as possible should be used between power supply pins or between supply pins and ground			
4	-Vs	Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between $V_{S^+}$ and $V_{S^-}$ is from 2.3V to 5.5V. If it is not connected to ground, bypass it with a capacitor of $0.1\mu F$ as close to the part as possible.			
5	OUT	Amplifier Output			
6	N/C	No Connection			




# Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

Symbol	Description	Value	Units
V <sub>S+</sub> ,V <sub>S-</sub>	Supply Voltage, $V_{S^+}$ to $V_{S^-}$	7.0	V
V <sub>CM</sub>	Common-Mode Input Voltage	$V_{\text{S-}} - 0.3$ to $V_{\text{S+}} + 0.3$	V
ESD	Electrostatic Discharge Voltage	HBM ±4000	V
		CDM ±1000	V
TJ	Junction Temperature	160	°C
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C(TJ)
T <sub>JL</sub>	Lead Temperature Range (Soldering 10 sec)	260	°C

Note:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. Provided device does not exceed maximum junction temperature (TJ) at any time.



## **Electrical Characteristics**

 $V_S = 5.0V$ ,  $T_A = +25$ °C,  $V_{CM} = V_S/2$ ,  $V_O = V_S/2$ , and  $R_L = 10k\Omega$  connected to  $V_S/2$ , unless otherwise noted.

	Parameter	Conditions	Min.	Тур.	Max.	Unit	
INPUT CH	IARACTERISTICS	1	1	I	1	1	
	Input offset voltage		-4.2	±0.8	+4.2		
Vos	Over temperature		-4.5		+4.5	mV	
VosTC	Offset voltage drift			2		μV/°C	
	Input bias current			1		DA	
$I_B$	Over temperature			800		PA	
Ios	Input offset current			1		PA	
V <sub>CM</sub>	Common-mode voltage range		V <sub>S-</sub> -0.1		V <sub>S+</sub> +0.1	V	
	Common-mode rejection ratio	$V_{CM} = 0.05V$ to 3.5V		84			
CMRR	Over temperature	VCM 0.05 V 10 5.5 V		80			
		$V_{CM} = V_{S-}-0.1$ to $V_{S+}+0.1$ V		76			
	Open-loop voltage gain	D 1010 M 0.054 2.5M		100		dB	
A <sub>VOL</sub>	Over temperature	$R_L = 10k\Omega, V_O = 0.05 \text{ to } 3.5 \text{ V}$		90			
				86			
	Over temperature	$R_L = 600\Omega, V_O = 0.15 \text{ to } 3.5 \text{ V}$		80			
R <sub>IN</sub>	Input resistance			100		GΩ	
C	I	Differential		2.0			
$C_{IN}$	Input capacitance	Common mode		3.5		_ pF	
OUTPUT (	CHARACTERISTICS						
17	High output voltage	$R_L = 600\Omega$		V <sub>S+</sub> -130		mV	
$V_{OH}$	swing	$R_L = 10k\Omega$		V <sub>S+</sub> -12			
V <sub>OL</sub>	Low output voltage	$R_L = 600\Omega$		120		mV	
V OL	swing	$R_L = 10k\Omega$		7		- mV	
7	Closed-loop output impedance	f = 200 kHz, G = +1		0.4			
Zout	Closed-loop output impedance Open-loop output impedance	f = 200 kHz, G = +1 $f = 1 MHz, I_0 = 0$		0.4 2.6		Ω	
	impedance Open-loop output impedance						
Z <sub>OUT</sub>	impedance Open-loop output	$f = 1MHz, I_0 = 0$		2.6		Ω mA	
Isc	impedance Open-loop output impedance	$f = 1 MHz$ , $I_0 = 0$ Source current through $10\Omega$		2.6 40			
Isc	impedance   Open-loop output   impedance   Short-circuit current	$f = 1 MHz$ , $I_0 = 0$ Source current through $10\Omega$		2.6 40			
Isc DYNAMIC	impedance Open-loop output impedance Short-circuit current C PERFORMANCE	$f = 1 MHz$ , $I_0 = 0$ Source current through $10\Omega$ Sink current through $10\Omega$		2.6 40 30		- mA	
I <sub>SC</sub> DYNAMIO GBW	impedance Open-loop output impedance Short-circuit current C PERFORMANCE Gain bandwidth product	$f = 1 MHz$ , $I_0 = 0$ Source current through $10\Omega$ Sink current through $10\Omega$ f = 1 kHz		2.6 40 30 6.5		- mA MHz	



## **Electrical Characteristics**

 $V_S = 5.0V, T_A = +25 \,^\circ C, V_{CM} = V_S/2, V_O = V_S/2, \text{ and } R_L = 10 k\Omega \text{ connected to } V_S/2, \text{ unless otherwise noted.}$ 


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		To 0.1%, G = +1, 2V step		1		– μs
ts	Settling time	To 0.01%, G = +1, 2V step		1.2		
t <sub>OR</sub>	Overload recovery time	$V_{IN} * Gain > V_S$		0.5		μs
NOISE PE	RFORMANCE	1				
$V_n$	Input voltage noise	f = 0.1 to 10 Hz		12		μV <sub>P-P</sub>
en	Input voltage noise density	f=10kHz		20		nV/√Hz
$I_n$	Input current noise density	f=10kHz		5		fA/√Hz
POWER S	UPPLY					
$V_{S}$	Operating supply voltage		2.3		5.5	v
PSRR	Power supply rejection ratio	$V_{\rm S} = 2.7 V$ to 5.5 V,		84		– dB
	Over temperature	$V_{CM} < V_{S^+} - 2V$		80		
IQ	Quiescent current (per amplifier)			480		– μΑ
IQ	Over temperature			520		
THERMAI	L CHARACTERISTICS					
T <sub>A</sub>	Operating temperature range		-40		+125	°C
	Destross thermal	SOT23-5		190		
$\theta_{JA}$	Package thermal resistance	MSOP-8		216		°C/W
		SOP-8		125		
		TSSOP-8	6	153		


specifications subject to changes without notice




# **Typical Performance Characteristics**

At  $T_A = +25$ °C,  $V_{CM} = V_S/2$ , and  $R_L = 10k\Omega$  connected to  $V_S/2$ , unless otherwise noted.







Input Offset Voltage Production Distribution



Power Supply and Common-mode Rejection Ratio as a function of Frequency.

Input Bias Current as a function of Temperature





## **Application Notes**

### Low Input Bias Current

The AD863xA family is a CMOS op-amp family and features very low input bias current in pA range. The low input bias current allows the amplifiers to be used in applications with high resistance sources. Care must be taken to minimize PCB Surface Leakage. See below section on "PCB Surface Leakage" for more details.

### **PCB Surface Leakage**

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5pA of current to flow, which is greater than the AD863xA's input bias current at +25°C (±1fA, typical). It is recommended to use multi-layer PCB layout and route the opamp's -IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 1 for Inverting Gain application.

1. For Non-Inverting Gain and Unity-Gain Buffer:

a) Connect the non-inverting pin (+IN) to the input with a wire that does not touch the PCB surface.

b) Connect the guard ring to the inverting input pin (-IN). This biases the guard ring to the Common Mode input voltage.

2. For Inverting Gain and Trans-impedance Gain Amplifiers (convert current to voltage, such as photo detectors):

a) Connect the guard ring to the non-inverting input pin (+IN). This biases the guard ring to the same reference voltage as the op-amp (e.g.,  $V_S/2$  or ground).

b) Connect the inverting pin (-IN) to the input with a wire that does not touch the PCB surface





Figure 1. Use a guard ring around sensitive pins



### **Application Notes**

### **Ground Sensing And Rail To Rail**

The input common-mode voltage range of the AD863xA series extends 300mV beyond the supply rails. This is achieved with a complementary input stage—a N-channel input differential pair in parallel with a P-channel differential pair. For normal operation, inputs should be limited to this range. The absolute maximum input voltage is 500mV beyond the supplies. Inputs greater than the input common-mode range but less than the maximum input voltage, while not valid, will not cause any damage to the op-amp. Unlike some other op-amps, if input current is limited, the inputs may go beyond the supplies without phase inversion, as shown in Figure 2. Since the input common-mode range extends from (V<sub>S-</sub> – 0.1V) to (V<sub>S+</sub> + 0.1V), the AD863x op-amps can easily perform 'true ground' sensing.





Figure 2. No Phase Inversion with Inputs Greater Than the Power-Supply Voltage

A topology of class AB output stage with common-source transistors is used to achieve rail-to-rail output. For light resistive loads (e.g.  $100k\Omega$ ), the output voltage can typically swing to within 5mV from the supply rails. With moderate resistive loads (e.g.  $10k\Omega$ ), the output can typically swing to within 10mV from the supply rails and maintain high open-loop gain. See the Typical Characteristic curve, Output Voltage Swing as a function of Output Current, for more information.

The maximum output current is a function of total supply voltage. As the supply voltage to the amplifier increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit. The output of the amplifier has reverse-biased ESD diodes connected to each supply. The output should not be forced more than 0.5V beyond either supply, otherwise current will flow through these diodes.

### **Capacitive Load And Stability**



The AD863xA can directly drive 1nF in unity-gain without oscillation. The unity-gain follower (buffer) is the most sensitive configuration to capacitive loading.

# **Application Notes**

Direct capacitive loading reduces the phase margin of amplifiers and this results in ringing or even oscillation. Applications that require greater capacitive drive capability should use an isolation resistor between the output and the capacitive load like the circuit in Figure 3. The isolation resistor  $R_{ISO}$  and the load capacitor  $C_L$  form a zero to increase stability. The bigger the  $R_{ISO}$  resistor value, the more stable  $V_{OUT}$  will be. Note that this method results in a loss of gain accuracy because  $R_{ISO}$  forms a voltage divider with the  $R_L$ .




Figure 3. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 4. It provides DC accuracy as well as AC stability. The R<sub>F</sub> provides the DC accuracy by connecting the inverting signal with the output.

The  $C_F$  and  $R_{ISO}$  serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.




Figure 4. Indirectly Driving Heavy Capacitive Load with DC Accuracy

For no-buffer configuration, there are two other ways to increase the phase margin: (a) by increasing the amplifier's gain, or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.



Power Supply La *4*out And By ass

The AD863xA family operates from either a single +2.3V to +5.5V supply or dual  $\pm 1.15$ V to  $\pm 2.25$ V supplies. For single-supply operation, bypass the power supply

### **Application Notes**

 $V_S$  with a ceramic capacitor (i.e.  $0.01\mu$ F to  $0.1\mu$ F) which should be placed close (within 2mm for good high frequency performance) to the V<sub>S</sub> pin. For dual-supply operation, both the  $V_{S+}$  and the  $V_{S-}$  supplies should be bypassed to ground with separate 0.1µF ceramic capacitors. A bulk capacitor (i.e. 2.2µF or larger tantalum capacitor) within 100mm to provide large, slow currents and better performance. This bulk capacitor can be shared with other analog parts.


Good PC board layout techniques optimize performance by decreasing the amount of stray capacitance at the op-amp's inputs and output. To decrease stray capacitance, minimize trace lengths and widths by placing external components as close to the device as possible. Use surface-mount components whenever possible. For the op-amp, soldering the part to the board directly is strongly recommended. Try to keep the high frequency big current loop area small to minimize the EMI (electromagnetic interfacing).

### Grounding

A ground plane layer is important for the AD863xA circuit design. The length of the current path speed currents in an inductive ground return will create an unwanted voltage noise. Broad ground plane areas will reduce the parasitic inductance.


### Input To Output Coupling

To minimize capacitive coupling, the input and output signal traces should not be parallel. This helps reduce unwanted positive feedback.



## **Typical Application Circuits**

**Differential Amplifier** 




### **Figure 5. Differential Amplifier**

The circuit shown in Figure 5 performs the difference function. If the resistors ratios are equal  $R_4/R_3 = R_2/R_1$ , then:


$$\mathbf{V}_{\text{OUT}} = (\mathbf{V}_{\text{p}} - \mathbf{V}_{\text{n}}) \times \mathbf{R}_2 / \mathbf{R}_1 + \mathbf{V}_{\text{REF}}$$

### **Instrumentation Amplifier**




### **Figure 6. Instrumentation Amplifier**

The AD863xA family is well suited for conditioning sensor signals in batterypowered applications. Figure 6 shows a two op-amp instrumentation amplifier, using the AD863xA op-amps. The circuit works well for applications requiring rejection of common-mode noise at higher gains. The reference voltage (V<sub>REF</sub>) is supplied by a low-impedance source. In single voltage supply applications, the  $V_{REF}$  is typically  $V_S/2$ . **Buffered Chemical Sensors** 



All components contained within the pH probe



### **Typical Application Circuits**

The AD863xA family has input bias current in the pA range. This is ideal in buffering high impedance chemical sensors, such as pH probes. As an example, the circuit in Figure 7 eliminates expansive low-leakage cables that is required to connect a pH probe (general purpose combination pH probes, e.g Corning 476540) to metering ICs such as ADC, AFE and/or MCU. An AD863xA op-amp and a lithium battery are housed in the probe assembly. A conventional low-cost coaxial cable can be used to carry the op-amp's output signal to subsequent ICs for pH reading.

### **Shunt-Based Current Sensing Amplifier**

The current sensing amplification shown in Figure 8 has a slew rate of  $2\pi fV_{PP}$  for the output of sine wave signal, and has a slew rate of  $2fV_{PP}$  for the output of triangular wave signal. In most of motor control systems, the PWM frequency is at 10kHz to 20kHz, and one cycle time is 100µs for a 10kHz of PWM frequency. In current shunt monitoring for a motor phase, the phase current is converted to a phase voltage signal for ADC sampling. This sampling voltage signal must be settled before entering the ADC. As the Figure 8 shown, the total settling time of a current shunt monitor circuit includes: the rising edge delay time (t<sub>SR</sub>) due to the op-amp's slew rate, and the measurement settling time (t<sub>SET</sub>). If the minimum duty cycle of the PWM is defined at 5%, and the t<sub>SR</sub> is required at 20% of a total time window for a phase current monitoring, in case of a 3.3V motor control system (3.3V MCU with 12-bit ADC), the op-amp's slew rate should be more than:

### $3.3V / (100\mu s \times 5\% \times 20\%) = 3.3 V/\mu s$

At the same time, the op-amp's bandwidth should be much greater than the PWM frequency, like 10 time at least.






Figure 8. Current Shunt Monitor Circuit




# **Package Information**

### SOT23-5




Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
A	1.040	1.350	0.042	0.055	
A1	0.040	0.150	0.002	0.006	
A2	1.000	1.200	0.041	0.049	
b	0.380	0.480	0.015	0.020	
С	0.110	0.210	0.004	0.009	
D	2.720	3.120	0.111	0.127	
E	1.400	1.800	0.057	0.073	
E1	2.600	3.000	0.106	0.122	
е	0.950	) typ.	0.03	7 typ.	
e1	1.900	1.900 typ.		3 typ.	
L	0.700 ref.		0.02	8 ref.	
L1	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	




# **Package Information**

MSOP-8



	Dimensions In Millimeters		Dimensions In Inches		
Symbol					
-	Min	Max	Min	Max	
А	0.800	1.100	0.033	0.045	
A1	0.050	0.150	0.002	0.006	
A2	0.750	0.950	0.031	0.039	
b	0.290	0.380	0.012	0.016	
С	0.150	0.200	0.006	0.008	
D	2.900	3.100	0.118	0.127	
E	2.900	3.100	0.118	0.127	
E1	4.700	5.100	0.192	0.208	
е	0.650 typ.		0.026	в typ.	
L	0.400	0.700	0.016	0.029	
θ	0°	8°	0°	8°	

SOP-8




Symbol	Dimensions In Millimeters		Dimensions In Inches		
-	Min	Max	Min	Max	
А	1.370	1.670	0.056	0.068	
A1	0.070	0.170	0.003	0.007	
A2	1.300	1.500	0.053	0.061	
b	0.306	0.506	0.013	0.021	
С	0.203 typ.		0.008 typ.		
D	4.700	5.100	0.192	0.208	
E	3.820	4.020	0.156	0.164	
E1	5.800	6.200	0.237	0.253	
е	1.270 typ.		0.050	) typ.	
L	0.450	0.750	0.018	0.306	
θ	0°	8°	0°	8°	



# **Package Information**

### TSSOP-8



Symbol	Dimensions In Millimeters			
-	Min	Nom	Max	
A	-	-	1.200	
A1	0.050	-	0.150	
A2	0.900	1.000	1.050	
A3	0.390	0.440	0.490	
b	0.200	-	0.280	
С	0.130	-	0.170	
D	2.900	3.000	3.100	
E	6.200	6.400	6.600	
E1	4.300	4.400	4.500	
е	0.65	BSC		
L	0.450	-	0.750	
L1	1.000 ref			
θ	0°	-	8°	

### Ordering information

Order code	Package	Baseqty	Deliverymode
UMW AD8631ARTZ	SOT23-5	3000	Tape and reel
UMW AD8632ARZ	SOP-8	2500	Tape and reel
UMW AD8632ARM	MSOP-8	2500	Tape and reel
UMW AD8632ART	TSSOP-8	2500	Tape and reel

单击下面可查看定价,库存,交付和生命周期等信息

>>UMW(友台半导体)