

#### **Features**


- Lower R<sub>DS(on)</sub>
- Lower V<sub>DS(on)</sub>
- Tighter V<sub>SD</sub> Specification
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge



1.G 2.D 3.S TO-252(DPAK) top view

# **Typical Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits
- V<sub>DS</sub>(V) = 60V
- I<sub>D</sub> = 12A (V<sub>GS</sub> = 10V)
- $R_{DS(ON)} < 104 m\Omega (V_{GS} = 5V)$



#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-to-Gate Voltage ( $R_{GS} = 10 \text{ M}\Omega$ )	$V_{DGR}$	60	Vdc
Gate-to-Source Voltage, Continuous - Non-Repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GS</sub>	±15 ±20	Vdc
Drain Current  - Continuous @ $T_A = 25^{\circ}C$ - Continuous @ $T_A = 100^{\circ}C$ - Single Pulse ( $t_p \le 10 \mu s$ )	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	12 10 45	Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C Derate above 25°C Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 1) Total Power Dissipation @ T <sub>A</sub> = 25°C (Note 2)	P <sub>D</sub>	48 0.32 2.1 1.5	W W/°C W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 25 \text{ Vdc}$ , $V_{GS} = 5.0 \text{ Vdc}$ , $L = 1.0 \text{ mH}$ $I_{L(pk)} = 11 \text{ A}$ , $V_{DS} = 60 \text{ Vdc}$ )	E <sub>AS</sub>	61	mJ
Thermal Resistance, – Junction–to–Case  – Junction–to–Ambient (Note 1)  – Junction–to–Ambient (Note 2)	$R_{ heta$ JC $R_{ heta}$ JA $R_{ heta$ JA	3.13 71.4 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).
- 2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).




# 3055L104 60V N -Channel MOSFET

## $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise noted})$

Characteristic		Symbol	Min	Тур	Max	Unit
Drain-to-Source Breakdown Voltage (Note 3)						Vdc
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$	$V_{(BR)DSS}$	60	70		) //a C	
Temperature Coefficient (Positive)				62.9		mV/°C
Zero Gate Voltage Drain Current		I <sub>DSS</sub>			4.0	μAdc
$(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150^{\circ}\text{C})$					1.0 10	
Gate-Body Leakage Current (V <sub>GS</sub>	I <sub>GSS</sub>			±100	nAdc	
Gate Threshold Voltage (Note 3)		V <sub>GS(th)</sub>				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu\text{Adc})$	VGS(tn)	1.0	1.6	2.0	vuc	
Threshold Temperature Coefficient	(Negative)			4.2		mV/°C
Static Drain-to-Source On-Resistance (Note 3)		R <sub>DS(on)</sub>				
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 6.0 \text{ Adc})$	0 Vdc, I <sub>D</sub> = 6.0 Adc)			89	104	mΩ
Static Drain-to-Source On-Voltage	e (Note 3)	V <sub>DS(on)</sub>				Vdc
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 12 \text{ Adc})$	45000)			0.98	1.50	
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 6.0 \text{ Adc}, T_J)$			0.86			
Forward Transconductance (Note 3) (V <sub>DS</sub> = 8.0 Vdc, I <sub>D</sub> = 6.0 Adc)		9FS		9.1		mhos
Input Capacitance	0, 05,41, 4, 0,41	$C_{iss}$		316	440	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	Coss		105	150	
Transfer Capacitance		C <sub>rss</sub>		35	70	
Turn-On Delay Time		t <sub>d(on)</sub>		9.2	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 12 \text{ Adc},$	t <sub>r</sub>		104	210	
Turn-Off Delay Time	$V_{GS} = 5.0 \text{ Vdc}, R_G = 9.1 \Omega) \text{ (Note 3)}$	t <sub>d(off)</sub>		19	40	
Fall Time		t <sub>f</sub>		40.5	80	
Gate Charge	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 12 Adc, V <sub>GS</sub> = 5.0 Vdc) (Note 3)	Q <sub>T</sub>		7.4	20	nC
		Q <sub>1</sub>		2.0		1
	VGS = 3.0 VdC) (Note 3)	Q <sub>2</sub>		4.0		
Forward On-Voltage	(I <sub>S</sub> = 12 Adc, V <sub>GS</sub> = 0 Vdc) (Note 3)	V <sub>SD</sub>		0.95	1.2	Vdc
	$(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$			0.82		
Reverse Recovery Time	(1 12 Ade 1/ 0 1/4-	t <sub>rr</sub>		35		ns
	$(I_S = 12 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$ $dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	t <sub>a</sub>		21		
3.3.2. 133.7 po) (110.0 0)		t <sub>b</sub>		14		
Reverse Recovery Stored Charge		$Q_{RR}$		0.04		μС

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.






24  $V_{DS} \ge 10 \text{ V}$ DRAIN CURRENT (AMPS) 16 12 8  $T_J = 25^{\circ}C$ ث\_  $T_{\rm J} = 100^{\circ}$  $T_J =$ -55°C 1.5 2.5 3 3.5 4.5 5 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

**Figure 2. Transfer Characteristics** 







Figure 3. On–Resistance versus Gate–to–Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage



#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (t) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$

 $t_f = Q_2 \times R_G/V_{GSP}$ 

#### where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$  R<sub>G</sub> = the gate drive resistance

and Q2 and VGSP are read from the gate charge curve.

During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


$$t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$$

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ 

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.


The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation








Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r$ , $t_f$ ) do not exceed 10 s. In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{JC}$ ).

A Power MOSFET designated E +FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E-FETs can withstand the stress of drain-to-source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_{D}$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_{D}$  can safely be assumed to equal the values indicated.



#### **SAFE OPERATING AREA**




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response






Figure 14. Diode Reverse Recovery Waveform





# Package Mechanical Data TO-252



	Dimensions					
Ref.	Millimeters		Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
В	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
С	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF		0.209REF			
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
Н	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

# Marking



# Ordering information

Order code	Package	Baseqty	Deliverymode
UMW NTD3055L104T4G	TO-252	2500	Tape and reel

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>UMW(友台半导体)