


General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{DS(on)}$ and fast switching speed.




Applications

- Vcore DC-DC for Desktop Computers and Servers
- VRM for Intermediate Bus Architecture

Features

- $V_{DS}(V) = 25V$
- $I_D = 20A$ ($V_{GS} = 10V$)
- $R_{DS(ON)} < 5.7m\Omega$ ($V_{GS} = 10V$)
- $R_{DS(ON)} < 15m\Omega$ ($V_{GS} = 4.5V$)



MOSFET Maximum Ratings $T_C = 25\text{ }^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Rated	Units
V_{DS}	Drain to Source Voltage	25	V
V_{GS}	Gate to Source Voltage	± 20	V
I_D	Drain Current -Continuous (Package limited) $T_C = 25\text{ }^\circ\text{C}$	40	A
	-Continuous (Silicon limited) $T_C = 25\text{ }^\circ\text{C}$	67	
	-Continuous $T_A = 25\text{ }^\circ\text{C}$ (Note 1a)	20	
	-Pulsed	150	
E_{AS}	Single Pulse Avalanche Energy (Note 3)	40	mJ
P_D	Power Dissipation $T_C = 25\text{ }^\circ\text{C}$	42	W
	Power Dissipation $T_A = 25\text{ }^\circ\text{C}$ (Note 1a)	3.7	
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +175	$^\circ\text{C}$

Thermal Characteristics


$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.6	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	40	

Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\ \mu\text{A}, V_{GS} = 0\ \text{V}$	25			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, referenced to 25°C		16		mV/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 20\ \text{V}, V_{GS} = 0\ \text{V}$			1	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20\ \text{V}, V_{DS} = 0\ \text{V}$			± 100	nA
$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\ \mu\text{A}$	1.0	1.9	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, referenced to 25°C		-6		mV/ $^\circ\text{C}$
$r_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = 10\ \text{V}, I_D = 20\ \text{A}$		4.3	5.7	m Ω
		$V_{GS} = 4.5\ \text{V}, I_D = 15.2\ \text{A}$		11.1	15.0	
g_{FS}	Forward Transconductance	$V_{DS} = 5\ \text{V}, I_D = 20\ \text{A}$		118		S
C_{iss}	Input Capacitance	$V_{DS} = 13\ \text{V}, V_{GS} = 0\ \text{V}, f = 1\ \text{MHz}$		1336	1780	pF
C_{oss}	Output Capacitance			298	400	pF
C_{rss}	Reverse Transfer Capacitance			266	400	pF
R_g	Gate Resistance			1.2		Ω
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 13\ \text{V}, I_D = 20\ \text{A}, V_{GS} = 10\ \text{V}, R_{GEN} = 6\ \Omega$		8	16	ns
t_r	Rise Time			7	14	ns
$t_{d(off)}$	Turn-Off Delay Time			19	34	ns
t_f	Fall Time			4	10	ns
Q_g	Total Gate Charge		$V_{GS} = 0\ \text{V to } 10\ \text{V}$		24	34
Q_g	Total Gate Charge	$V_{GS} = 0\ \text{V to } 5\ \text{V}$		14	20	nC
Q_{gs}	Gate to Source Charge	$V_{DD} = 13\ \text{V}, I_D = 20\ \text{A}$		4.0		nC
Q_{gd}	Gate to Drain "Miller" Charge			5.7		nC
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0\ \text{V}, I_S = 3.1\ \text{A}$ (Note 2)		0.8	1.2	V
		$V_{GS} = 0\ \text{V}, I_S = 20\ \text{A}$ (Note 2)		0.9	1.3	
t_{rr}	Reverse Recovery Time	$I_F = 20\ \text{A}, di/dt = 100\ \text{A}/\mu\text{s}$		15	27	ns
Q_{rr}	Reverse Recovery Charge			4	10	nC

Notes:

- 1: $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.



a) 40°C/W when mounted on a $1\ \text{in}^2$ pad of 2 oz copper



b) 96°C/W when mounted on a minimum pad

2: Pulse Test: Pulse Width < 300 μs , Duty cycle < 2.0%.

3: E_{AS} of 40 mJ is based on starting $T_J = 25^\circ\text{C}$, $L = 1\ \text{mH}$, $I_{AS} = 9\ \text{A}$, $V_{DD} = 23\ \text{V}$, $V_{GS} = 10\ \text{V}$. 100% test at $L = 0.1\ \text{mH}$, $I_{AS} = 21\ \text{A}$.

Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 13. Junction-to-Case Transient Thermal Response Curve






Figure 14. Junction-to-Ambient Transient Thermal Response Curve

Package Mechanical Data TO-252



Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
B	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
C	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
H	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

Marking



Ordering information

Order code	Package	Baseqty	Deliverymode
UMW FDD6796A	TO-252	2500	Tape and reel

单击下面可查看定价，库存，交付和生命周期等信息

[>>UMW\(友台半导体\)](#)