
















# F3C120080B7S



Part Number	Package	Marking
UF3C120080B7S	D <sup>2</sup> PAK-7L	UF3C120080B7S









#### 1200V-85m $\Omega$ SiC FET

Rev. A. November 2020

#### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D<sup>2</sup>PAK-7L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

#### **Features**

- On-resistance R<sub>DS(on)</sub>: 85mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 140nC
- Low body diode V<sub>FSD</sub>: 1.5V
- Low gate charge: Q<sub>G</sub> = 23nC
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Package creepage and clearance distance > 6.1mm
- Kelvin source pin for optimized switching performance
- ESD protected, HBM class 2

#### Typical applications

Any controlled environment such as

- Telecom and Server Power
- Industrial power supplies
- Power factor correction modules
- Motor drives
- Induction heating













#### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		1200	V
Gate-source voltage	$V_{GS}$	DC	-25 to +25	V
Continuous drain current <sup>1</sup>	1	T <sub>C</sub> = 25°C	28.8	Α
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	21	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	77	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =2.8A	58.5	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	190	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J,T_STG$		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 3	260	°C

- 1. Limited by  $T_{J,max}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

#### **Thermal Characteristics**

Darameter	Symbol	Test Conditions		Units		
Parameter			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.61	0.79	°C/W













### Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

#### Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Offics
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	1200			V
Total drain leakage current	I <sub>DSS</sub>	$V_{DS}$ =1200V, $V_{GS}$ =0V, $T_{J}$ =25°C		0.7	75	- μΑ
		V <sub>DS</sub> =1200V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		3		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μΑ
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =20A, $T_{J}$ =25°C		85	105	
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =125°C		135		mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =20A, T <sub>J</sub> =175°C		177	177	
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.2		$\Omega$

### Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Зуппон	rest Conditions	Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			28.8	Α
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			77	Α
Forward voltage	$V_{FSD}$	V <sub>GS</sub> =0V, I <sub>F</sub> =10A, T <sub>J</sub> =25°C		1.5	2	V
1 of ward voltage	• FSD	V <sub>GS</sub> =0V, I <sub>F</sub> =10A, T <sub>J</sub> =175°C		2		
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =800V, $I_F$ =20A, $V_{GS}$ =-5V, $R_{G_EXT}$ =22 $\Omega$		140		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2800A/μs, T <sub>J</sub> =25°C		23		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =800V, $I_F$ =20A, $V_{GS}$ =-5V, $R_{G_EXT}$ =22 $\Omega$		118		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2800A/μs, Τ <sub>J</sub> =150°C		19		ns













#### Typical Performance - Dynamic

Parameter	Symbol	To de Constituiro	Value			Linite
		Test Conditions –	Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	\/ -100\/ \/ -0\/		754		
Output capacitance	C <sub>oss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V f=100kHz		97		pF
Reverse transfer capacitance	C <sub>rss</sub>	I-100KH2		0.8		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 800V, $V_{GS}$ =0V		54		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	V <sub>DS</sub> =0V to 800V, V <sub>GS</sub> =0V		122		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =800V, V <sub>GS</sub> =0V		17.3		μЈ
Total gate charge	$Q_G$	V <sub>DS</sub> =800V, I <sub>D</sub> =20A,		23		nC
Gate-drain charge	$Q_{GD}$			5		
Gate-source charge	$Q_{GS}$	$V_{GS} = -5V \text{ to } 12V$		11		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =800V, I <sub>D</sub> =20A,		33		ns
Rise time	t <sub>r</sub>	$\label{eq:Gate Driver} Gate  Driver = -5V  to \\ +12V, \\ Turn-on  R_{G,EXT} = 8.5\Omega, \\ Turn-off  R_{G,EXT} = 22\Omega \\ Inductive  Load, \\ FWD: same  device  with \\ V_{GS} = -5V,  R_{G} = 22\Omega, \\ \label{eq:Gate}$		7		
Turn-off delay time	t <sub>d(off)</sub>			30		
Fall time	t <sub>f</sub>			9		
Turn-on energy	E <sub>ON</sub>			340		μ
Turn-off energy	E <sub>OFF</sub>			48		
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =25°C		388		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =800V, I <sub>D</sub> =20A,		31		
Rise time	t <sub>r</sub>	Gate Driver =-5V to		6		
Turn-off delay time	t <sub>d(off)</sub>	+12V, Turn-on $R_{G,EXT}$ =8.5Ω, Turn-off $R_{G,EXT}$ =22Ω		30		ns
Fall time	t <sub>f</sub>			8		
Turn-on energy	E <sub>ON</sub>	Inductive Load, FWD: same device with $V_{GS} = -5V$ , $R_G = 22\Omega$ , $T_J = 150$ °C		312		
Turn-off energy	E <sub>OFF</sub>			42		μЈ
Total switching energy	E <sub>TOTAL</sub>			354		













#### **Typical Performance Diagrams**




Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s




Figure 2. Typical output characteristics at  $T_J = 25$ °C, tp < 250 $\mu$ s




Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s




Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 20A




















Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 800V and  $I_{D}$  = 20A
















Figure 9. 3rd quadrant characteristics at  $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 




















Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C = 25$ °C, D = 0, Parameter  $t_p$ 




Figure 18. Clamped inductive switching energy vs. drain current at  $T_J = 25$ °C




Figure 19. Clamped inductive switching turn-on energy vs.  $R_{G,EXT\ ON}$ 




Figure 20. Clamped inductive switching turn-off energy vs.  $R_{G,EXT\_OFF}$ 



















Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  = 800V and  $I_D$  = 20A

Figure 22. Reverse recovery charge Qrr vs. junction temperature

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{\rm DS(on)}$ ), output capacitance ( $C_{\rm oss}$ ), gate charge ( $Q_{\rm G}$ ), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external antiparallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

#### Disclaimer

UnitedSiCreserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.

# 单击下面可查看定价,库存,交付和生命周期等信息

## >>UNITEDSIC