


# FAIL-SAFE, 500KBPS, RS-485 / RS-422 TRANSCEIVERS WITH ±12KV ESD-PROTECTED

#### DESCRIPTION

The UTC **UTRS485** is a half-duplex transceiver designed for RS-485 data bus network, which contains one transmitter and one receiver. The UTC **UTRS485** features a fail-safe receiver, which guarantees the receiver to output high when the receiver inputs are open.

The UTC **UTRS485** also features a hot-swap glitch free protection circuits which guarantee outputs of both the transmitter and the receiver in a high impedance state during the power up period. So that the large short current from power to ground will be disable by glitch free function, which will save the power and enhance the efficiency of the power up.

The UTC **UTRS485** is optimized for signal rates up to 500kbps with differential voltage of 2.3V. The UTC **UTRS485** also has the thermal shutdown function when the temperature is over  $150^{\circ}$ C and the protection of the current limitation in the transmitter to protect the itself from the damage by the system-fault conditions during normal operation.




#### **■ FEATURES**

- \* Meet the requirements of the EIA/TIA-485 standards.
- \* 5.0V single power supply.
- \* True fail-safe receiver while maintaining EIA/TIA-485 compatibility.
- \* Hot-Swap glitch free protection on control inputs.
- \* Up to 32 transceivers on the bus.
- \* Driver short circuit current limit.
- \* Thermal shutdown for overload protection.

#### ORDERING INFORMATION


Ordering	Number	Package	Dooking	
Lead Free	Lead Free Halogen Free		Packing	
UTRS485L-D08-T	UTRS485G-D08-T	DIP-8	Tube	
UTRS485L-S08-R	UTRS485G-S08-R	SOP-8	Tape Reel	




<u>www.unisonic.com.tw</u> 1 of 8

Downloaded From Oneyac.com

#### ■ MARKING




#### **■ PIN CONFIGURATION**



#### ■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION	
1	RO	Receiver output: if A>B by 200mV, RO will be high; if A <b 200mv,="" be="" by="" low.<="" ro="" td="" will=""></b>	
2	RE	Receiver output enable. RO is enable when $\overline{RE}$ is low; RO is high impedance when $\overline{RE}$ is high.	
3	DE	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low. If the driver outputs are enabled, the parts function as line drivers. While they are high impedance, they function as line receivers if $\overline{RE}$ is low.	
4	DI	Driver Input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.	
5	GND	Ground	
6	Α	Non-inverting receiver input and non-inverting driver output	
7	В	Inverting receiver input and inverting driver output	
8	V <sub>CC</sub>	Positive supply; 4.75V≤V <sub>CC</sub> ≤5.25V	

#### ■ BLOCK DIAGRAM



#### ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V_{CC}$	7.0	V
Control Input Voltage (RE, DE)		V <sub>cc</sub>	V
Driver Input Voltage (DI)	DI	Vcc	V
Driver Output Voltage (A, B)		±12.5	V
Receiver Input Voltage (A, B)		±12.5	V
Receiver Output Voltage (RO)		Vcc	V
Continuous Pouss Piccination (T. 170°C) DIP-8	0	800	mW
Continuous Power Dissipation (T <sub>A</sub> =+70°C) SOP-8	$P_D$	625	mW
Operating Temperature Ranges	$T_OPR$	-40 ~ +85	°C
Storage Temperature Range	T <sub>STG</sub>	-65 ~ +160	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

#### ■ DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub>=5.0V ±5%, T<sub>A</sub>=T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. (Note 1, 2)

PARAMETER SYMBOL TEST CONDITION

PARAMETER	SYMBOL	. TEST CONDITIONS		MIN	TYP	MAX	UNIT
Differential Driver Output (No Load)	V <sub>OD1</sub>					5.0	V
Differential Driver Output	\/	R=50Ω (RS-422)		2.0			V
(with Load)	$V_{OD2}$	Fig.1, R=27Ω (RS-485)		1.5		5.0	V
Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$\Delta V_{OD}$	Fig.1, R=27Ω or 50Ω				0.2	V
Driver Common-Mode Output Voltage	Voc	Fig.1, R=27 $\Omega$ or 50 $\Omega$				3.0	V
Change in Magnitude of Driver Common-Mode Output Voltage for Complementary Output States	ΔV <sub>OC</sub>	Fig.1, R=27 $\Omega$ or 50 $\Omega$				0.2	V
Input High Voltage	V <sub>IH1</sub>	DE, DI, RE		2.0			V
Input Low Voltage	$V_{IL1}$	DE, DI, RE				0.8	V
Input Current	I <sub>IN1</sub>	DE, DI, RE				±2.0	μΑ
Input Current (A, B)	I <sub>IN2</sub>	DE=0V; V <sub>CC</sub> =0V or 5.25V	$V_{IN}=12V$ $V_{IN}=-7V$			1.0 -0.8	mA mA
Receiver Differential Threshold Voltage	V <sub>TH</sub>	V <sub>CM</sub> =+2.5V	Jana	-0.2		0.2	V
Receiver Input Hysteresis	$\Delta V_{TH}$	V <sub>CM</sub> =0V			70		mV
Receiver Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> =-4mA, V <sub>ID</sub> =200mV		3.5			V
Receiver Output Low Voltage	$V_{OL}$	I <sub>O</sub> =4mA, V <sub>ID</sub> =-200mV				0.5	V
Three-State (High Impedance) Output Current at Receiver	I <sub>OZR</sub>	0.4V≤V <sub>O</sub> ≤ 2.4V				±1.0	μA
Receiver Input Resistance	R <sub>IN</sub>	-7V≤V <sub>CM</sub> ≤+12V		12			kΩ
No-Load Supply Current (Note 3)	I <sub>CC</sub>	RE =0V or V <sub>CC</sub>	DE=V <sub>CC</sub> DE=0V		500 300	900 500	μA μA
Driver Short-Circuit Current, Vo=High	I <sub>OSD1</sub>	-7V≤V <sub>O</sub> ≤12V (Note 4)	•	35		250	mA
Driver Short-Circuit Current, V <sub>O</sub> =Low	I <sub>OSD2</sub>	-7V≤V <sub>O</sub> ≤12V (Note 4)		35		250	mA
Receiver Short-Circuit Current	I <sub>OSR</sub>	0V≤V <sub>O</sub> ≤V <sub>CC</sub>		±7		±95	mA

#### **■ SWITCHING CHARACTERISTICS**

(V<sub>CC</sub>=+5.0V  $\pm$ 5%, T<sub>A</sub>=T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.) (Note 1, 2)

PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNIT
Driver Input to Output	t <sub>DPLH</sub>	Fig.3 and 5, R <sub>DIFF</sub> =54Ω, C <sub>L1</sub> =C <sub>L2</sub> =100pF		50 50	200 200	ns ns
Driver Output Skew to Output	t <sub>DPHL</sub>	Fig.3 and 5, $R_{DIFF}$ =54 $\Omega$ , $C_{L1}$ = $C_{L2}$ =100pF		10	200	ns
Driver Rise or Fall Time	t <sub>DR</sub> , t <sub>DF</sub>	Fig.3 and 5, $R_{DIFF}$ =54 $\Omega$ , $C_{L1}$ = $C_{L2}$ =100pF		15	150	ns
Driver Enable to Output High	t <sub>DZH</sub>	Fig.4 and 6, C <sub>L</sub> =100pF, S2 Closed		80	200	ns
Driver Enable to Output Low	t <sub>DZL</sub>	Fig.4 and 6, C <sub>L</sub> =100pF, S1 Closed		80	200	ns
Driver Disable Time from Low	t <sub>DLZ</sub>	Fig.4 and 6, C <sub>L</sub> =15pF, S1 Closed		80	200	ns
Driver Disable Time from High	t <sub>DHZ</sub>	Fig.4 and 6, C <sub>L</sub> =15pF, S2 Closed		80	200	ns
Receiver Input to Output	t <sub>RPLH</sub> , t <sub>RPHL</sub>	Fig.3 and 7, $R_{DIFF}$ =54 $\Omega$ , $C_{L1}$ = $C_{L2}$ =100pF		500		ns
t <sub>PLH</sub> - t <sub>PHL</sub>   Differential Receiver Skew	t <sub>RSKD</sub>	Fig.3 and 7, $R_{DIFF}$ =54 $\Omega$ , $C_{L1}$ = $C_{L2}$ =100pF		100		ns
Receiver Enable to Output Low	t <sub>RZL</sub>	Fig.2 and 8, C <sub>RL</sub> =15pF, S1 Closed		30	200	ns
Receiver Enable to Output High	t <sub>RZH</sub>	Fig.2 and 8, C <sub>RL</sub> =15pF, S2 Closed		30	200	ns
Receiver Disable Time from Low	t <sub>RLZ</sub>	Fig.2 and 8, C <sub>RL</sub> =15pF, S1 Closed		30	200	ns
Receiver Disable Time from High	t <sub>RHZ</sub>	Fig.2 and 8, C <sub>RL</sub> =15pF, S2 Closed		30	200	ns
Maximum Data Rate	f <sub>MAX</sub>		500			kbps

Notes: 1. All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to device ground unless otherwise specified.

- 2. All typical specifications are given for  $V_{CC}$ =5.0V and  $T_A$ =+25°C
- 3. Supply current specification is valid for loaded transmitters when DE=0V
- 4. Applies to peak current

#### **■ FUNCTION TABLE**

Table 1 TRANSMITTING

INPUTS			OUTPUTS		
RE	DE	DI	В	Α	
Х	1	1	0	1	
Х	1	0	1	0	
0	0	X	High-Z	High-Z	
1	0	X	High-Z	High-Z	

#### Table 2 RECEIVING

INPUTS			OUTPUTS
RE	DE	A-B	RO
0	0	≥ +0.2V	1
0	0	≤ -0.2V	0
0	0	Inputs open	1
1	0	Х	High-Z

X = Don't care

High-Z = High impedance

#### **■ TEST CIRCUIT**




Fig. 1 Driver DC Test Load




Fig. 2 Receiver Timing Test Load




Fig. 3 Driver/Receiver Timing Test Circuit




Fig. 4 Driver Timing Test Load




Fig. 5 Driver Propagation Delays




Fig. 6 Driver Enable and Disable Times




Fig. 7 Receiver Propagation Delays





Fig. 8 Receiver Enable and Disable Times

#### ■ TYPICAL APPLICATION CIRCUIT



Note: Pin labels Y and Z on timing, test, and waveform diagrams refer to pins A and B when DE is high.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

### 单击下面可查看定价,库存,交付和生命周期等信息

## >>UTC(友顺)