

Features

- Enhancement mode
- Low on-resistance $R_{DS(on)}$ @ $V_{GS}=4.5\text{ V}$
- VitoMOS® II Technology
- Fast Switching and High efficiency
- Pb-free lead plating; RoHS compliant




RoHS




Halogen-Free

V_{DS}	60	V
$R_{DS(on),TYP}$ @ $V_{GS}=10\text{ V}$	1.8	$\text{m}\Omega$
$R_{DS(on),TYP}$ @ $V_{GS}=4.5\text{ V}$	2.7	$\text{m}\Omega$
I_D	210	A

PDFN5x6



Part ID	Package Type	Marking	Tape and reel information
VSP002N06MS-G	PDFN5x6	002N06MG	3000pcs/Reel



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	60	V
V_{GS}	Gate-Source voltage	± 20	V
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
EAS	Avalanche energy, single pulsed ②	56	mJ
P_D	Maximum power dissipation	$T_C = 25^\circ\text{C}$	W
		$T_C = 100^\circ\text{C}$	W
P_{DSM}	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	W
		$T_A = 70^\circ\text{C}$	W
T_{STG}, T_J	Storage and Junction Temperature Range	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.9	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	30	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_j=25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	60	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =60V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current (T _j =125°C)	V _{DS} =60V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.2	1.7	2.4	V
R _{DS(ON)}	Drain-Source On-State Resistance ④	V _{GS} =10V, I _D =40A	--	1.8	2.3	mΩ
		T _j =100°C	--	2.3	--	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance ④	V _{GS} =4.5V, I _D =30A	--	2.7	3.5	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =30V, V _{GS} =0V, f=1MHz	5215	6135	7055	pF
C _{oss}	Output Capacitance		2370	2790	3210	pF
C _{rss}	Reverse Transfer Capacitance		30	35	40	pF
R _g	Gate Resistance	f=1MHz	--	1.3	--	Ω
Q _a (10V)	Total Gate Charge	V _{DS} =30V, I _D =40A, V _{GS} =10V	--	98	--	nC
Q _a (4.5V)	Total Gate Charge		--	49	--	nC
Q _{as}	Gate-Source Charge		--	19	--	nC
Q _{ad}	Gate-Drain Charge		--	18	--	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =30V, I _D =40A, R _G =3Ω, V _{GS} =10V	--	15	--	ns
t _r	Turn-on Rise Time		--	58	--	ns
t _{d(off)}	Turn-Off Delay Time		--	69	--	ns
t _f	Turn-Off Fall Time		--	53	--	ns
Source- Drain Diode Characteristics@ T_j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =40A, V _{GS} =0V	--	0.8	1.2	V
t _{rr}	Reverse Recovery Time	T _j =25°C, I _{SD} =40A, V _{GS} =0V, di/dt=100A/μs	--	57	--	ns
Q _{rr}	Reverse Recovery Charge		--	64	--	nC

NOTE:

- ① Repetitive rating; pulse width limited by max junction temperature.
- ② Limited by T_{jmax}, starting T_j = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 15A, V_{GS} = 10V. Part not recommended for use above this value
- ③ The power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C.
- ④ Pulse width ≤ 380μs; duty cycle≤ 2%.



Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area



Typical Characteristics




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms


Marking Information



- 1st line: Vanguard Code (Vs), Vanguard Logo
2nd line: Part Number (002N06MG)
3rd line: Date code (XXXYWW)
XXX: Wafer Lot Number Code, code changed with Lot Number
Y: Year Code (e.g. E=2017, F=2018, G=2019, H=2020, etc)
WW: Week Code (01 to 53)



PDFN5x6 Package Outline Data



Notes:

1. Refer to JEDEC MO-240 variation AA.
2. Dimensions "D" and "E" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D" and "E" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com

单击下面可查看定价，库存，交付和生命周期等信息

>>[Vanguard Semiconductor \(威兆半导体\)](#)