
HALOGEN

FREE



D Series Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V) at T _J max.	450				
R _{DS(on)} max. (Ω) at 25 °C	V _{GS} = 10 V 0.6				
Q _g max. (nC)	30				
Q _{gs} (nC)	4				
Q _{gd} (nC)	7				
Configuration	Single				



FEATURES

- Optimal design
 - Low area specific on-resistance
 - Low input capacitance (Ciss)
 - Reduced capacitive switching losses
 - High body diode ruggedness
 - Avalanche energy rated (UIS)
- · Optimal efficiency and operation
 - Low cost
 - Simple gate drive circuitry
 - Low figure-of-merit (FOM): Ron x Qg
 - Fast switching
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

Note

* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non-RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details.

APPLICATIONS

- Consumer electronics
 - Displays (LCD or plasma TV)
- Server and telecom power supplies
 - SMPS
- Industrial
 - Welding
 - Induction heating
 - Motor drives
- · Battery chargers

ORDERING INFORMATION				
Package	TO-220AB			
Lead (Pb)-free	SiHP10N40D-E3			
Lead (Pb)-free and Halogen-free	SiHP10N40D-GE3			

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)					
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage	V_{DS}	400			
Gate-Source Voltage	.,	± 30	V		
Gate-Source Voltage AC (f > 1 Hz)	V_{GS}	30			
Continuous Drain Current (T _J = 150 °C)	V_{GS} at 10 V $T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 100 ^{\circ}\text{C}$	- I _D	10		
	$T_C = 100 ^{\circ}$ C		6	Α	
Pulsed Drain Current ^a	I _{DM}	23			
Linear Derating Factor		1.2	W/°C		
Single Pulse Avalanche Energy ^b	E _{AS}	194	mJ		
Maximum Power Dissipation	P_{D}	147	W		
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C		
Drain-Source Voltage Slope	T _J = 125 °C	dV/dt	24	V/ns	
Reverse Diode dV/dt ^d	av/at	0.6] v/ns		
Soldering Recommendations (Peak temperature) c for 10 s			300	°C	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature.
- b. V_{DD} = 50 V, starting T_J = 25 °C, L = 2.3 mH, R_g = 25 Ω , I_{AS} = 13 A.
- c. 1.6 mm from case.
- d. $I_{SD} \le I_D$, starting $T_J = 25$ °C.



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62	°C/W	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	0.85	C/ VV	

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static						•	
Drain-Source Breakdown Voltage	V_{DS}	V _{GS} :	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I _D = 250 μA	-	0.53	-	V/°C
Gate-Source Threshold Voltage (N)	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	3	-	5	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =	= 400 V, V _{GS} = 0 V	-	-	1	μΑ
Zoro date voltage Brain Guirone	פטי	$V_{DS} = 320 \text{ V}$	$V_{\rm S} = 0 \ V_{\rm T} = 125 \ ^{\circ}{\rm C}$	-	-	10	
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ V}$	$I_D = 5 A$	-	0.5	0.6	Ω
Forward Transconductance	g_{fs}	V _{DS}	$_{s} = 50 \text{ V}, I_{D} = 5 \text{ A}$	-	2.7	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$	-	526	-	
Output Capacitance	C _{oss}		$V_{DS} = 100 \text{ V},$	-	59	-	
Reverse Transfer Capacitance	C_{rss}		f = 1 MHz	-	9	-	_
Effective Output Capacitance, Energy Related ^a	$C_{o(er)}$	$V_{GS} = 0 V$,		-	66	-	pF
Effective Output Capacitance, Time Related ^b	$C_{o(tr)}$	V _D	$V_{DS} = 0 \text{ V to } 320 \text{ V}$		84	-	
Total Gate Charge	Q_g				15	30	
Gate-Source Charge	Q_{gs}	$V_{GS} = 10 \text{ V}$ $I_D = 5 \text{ A}, V_{DS} = 320 \text{ V}$		-	4	-	nC
Gate-Drain Charge	Q _{gd}			-	7	-	1
Turn-On Delay Time	t _{d(on)}			-	12	24	
Rise Time	t _r	V _{DD} =	$V_{DD} = 400 \text{ V}, I_D = 10 \text{ A}, V_{GS} = 10 \text{ V}, R_0 = 9.1 \Omega$		18	36	no
Turn-Off Delay Time	t _{d(off)}				18	36	ns
Fall Time	t _f			-	14	28	1
Gate Input Resistance	R _g	f = 1 MHz, open drain		0.9	1.8	3.6	Ω
Drain-Source Body Diode Characteristic	s	_					
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	10	
Pulsed Diode Forward Current	I _{SM}			-	-	40	- A
Diode Forward Voltage	V _{SD}	T _J = 25 °	C, I _S = 5 A, V _{GS} = 0 V	-	-	1.2	V
Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = I _S = 5 A, dI/dt = 100 A/ μ s. V _R = 25 V		-	230	-	ns
Reverse Recovery Charge	Q _{rr}			-	1.6	-	μC
Reverse Recovery Current	I _{RRM}			_	14	-	Α

Notes

- a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} . b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} .



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics

S16-0799-Rev. B, 02-May-16




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Temperature vs. Drain-to-Source Voltage




Fig. 11 - Normalized Thermal Transient Impedance, Junction-to-Case






Fig. 12 - Switching Time Test Circuit




Fig. 13 - Switching Time Waveforms




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Basic Gate Charge Waveform





Fig. 17 - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit







Fig. 18 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91497.



TO-220-1



DIM.	MILLIN	IETERS	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.24	4.65	0.167	0.183	
b	0.69	1.02	0.027	0.040	
b(1)	1.14	1.78	0.045	0.070	
С	0.36	0.61	0.014	0.024	
D	14.33	15.85	0.564	0.624	
Е	9.96	10.52	0.392	0.414	
е	2.41	2.67	0.095	0.105	
e(1)	4.88	5.28	0.192	0.208	
F	1.14	1.40	0.045	0.055	
H(1)	6.10	6.71	0.240	0.264	
J(1)	2.41	2.92	0.095	0.115	
L	13.36	14.40	0.526	0.567	
L(1)	3.33	4.04	0.131	0.159	
ØΡ	3.53	3.94	0.139	0.155	
Q	2.54	3.00	0.100	0.118	
ECN: X15-0364-Rev. C, 14-Dec-15 DWG: 6031					

Note

 \bullet $M^{\star}=0.052$ inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM



Revison: 14-Dec-15 1 Document Number: 66542



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)