




N-Channel 20-V (D-S) MOSFETs

PRODUCT SUMMARY							
	V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A)	Q _g (Typ.)			
Channel-1	20	0.0087 at $V_{GS} = 10 \text{ V}$	16 ^a	7.3 nC			
Channel-1		0.0115 at $V_{GS} = 4.5 \text{ V}$	16 ^a	7.3110			
Channel-2	20	0.0062 at V _{GS} = 10 V	16 ^a	21 nC			
Griannei-2	20	0.0080 at $V_{GS} = 4.5 \text{ V}$	16 ^a	21110			



Ordering Information: SiZ720DT-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES


- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFETs
- 100 % R_a and UIS Tested
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Notebook System Power
- Low Current DC/DC







Parameter	Symbol	Channel-1	Channel-2	Unit	
Drain-Source Voltage	V_{DS}	2	V		
Gate-Source Voltage		V_{GS}	± 2	V	
	T _C = 25 °C		16	S ^a	
Continuous Drain Current (T = 150 °C)	T _C = 70 °C	1_	16 ^a 16 ^{a, b, c}		A
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D			
	T _A = 70 °C		16 ^{a,}		
Pulsed Drain Current		I _{DM}	70	70	А
Source Drain Current Diode Current	T _C = 25 °C	- I _S	16 ^a	16 ^a	
Source Drain Current Diode Current	T _A = 25 °C		3.2 ^{b, c}	3.8 ^{b, c}	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	18	20	
Single Pulse Avalanche Energy	L = 0.1 IIII1	E _{AS}	16	20	mJ
	T _C = 25 °C		27	48	
Maximum Power Dissipation	T _C = 70 °C	D.	17	31	W
Maximum Power Dissipation	T _A = 25 °C	P_{D}	3.9 ^{b, c}	4.6 ^{b, c}	VV
	T _A = 70 °C		2.5 ^{b, c}	3 ^{b, c}	
Operating Junction and Storage Temperature R	T _J , T _{stg}	- 55 to 150		00	
Soldering Recommendations (Peak Temperatur	re) ^{d, e}	, and the second	26	60	°C

THERMAL RESISTANCE RATINGS									
Parameter			Char	nnel-1	Char	nel-2			
		Symbol	Тур.	Max.	Тур.	Max.	Unit		
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	24	32	20	27	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	3.5	4.6	2	2.6	0/ / /		

Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 67 °C/W for channel-1 and 65 °C/W for channel-2.

Document Number: 65579 S11-2379-Rev. B, 28-Nov-11



SPECIFICATIONS (T _J = 25 °C	C, unless oth	erwise noted)						
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit		
Static								
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	20			٧	
Diain-Source Breakdown Voltage	VDS	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	20				
V Tomporatura Coefficient	AV/T -	I _D = 250 μA	Ch-1		21			
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	I _D = 250 μA	Ch-2		20		m)//°C	
V Tomporature Coefficient	Δ\/ /T -	I _D = 250 μA	Ch-1		- 5.2		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2		- 5.5		1	
Cata Threshold Valtage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1		2	V	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1		2	ľ	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	nA	
date body Leanage	GSS		Ch-2			± 100	117	
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1	μΑ	
Zero dato voltago Brain Gurrent	.022	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-1			5	μι	
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-2			5		
On Ctata Dyain Commant	ln()	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20			Α	
On-State Drain Current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	20				
		$V_{GS} = 10 \text{ V}, I_D = 16.8 \text{ A}$	Ch-1		0.0070	0.0087		
Durin Course On Otata Basistana h	B	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0050	0.0062		
ain-Source On-State Resistance ^b	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 14.6 A	Ch-1		0.0091	0.0115	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0065	0.0080		
Farmer Transconduction of	α.	V _{DS} = 10 V, I _D = 16.8 A Ch-1			60		9	
Forward Transconductance ^b	9 _{fs}	V _{DS} = 10 V, I _D = 20 A	Ch-2		60		S	
Dynamic ^a								
Input Capacitance	C _{iss}		Ch-1		825		-	
при Сараспансе	Oiss	Channel-1 $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2		2350			
Output Capacitance	C _{oss}	VDS = 10 V, VGS = 0 V, 1 = 1 Will 12			295		pF	
· ·		Channel-2	Ch-2		800			
Reverse Transfer Capacitance	C _{rss}	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		130 350			
		V _{DS} = 10 V, V _{GS} = 10 V, I _D = 16.8 A	Ch-2 Ch-1		14.8	23		
	-	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10.0 \text{ A}$ $V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		44		-	
Total Gate Charge	Qg	VDS - 10 V, VGS - 10 V, ID - 20 A	Ch-1		7.3	66 11	nC	
		Channel-1	Ch-2		21	32		
	Q _{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 16.8 \text{ A}$	Ch-1		2.5	52		
Gate-Source Charge		Channel-2	Ch-2		6.8			
Gata Drain Chargo	Q _{gd}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$			2.3		1	
Gate-Drain Charge					5.9			
Gate Resistance	esistance R _g		Ch-1 Ch-2	0.4	2	4	Ω	
	···g	f = 1 MHz		0.3	1.5	3	32	

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.



SPECIFICATIONS ($T_J = 25 ^{\circ}C_s$	unless oth	nerwise noted)						
Parameter	Symbol Test Conditions				Тур.	Max.	Unit	
Dynamic ^a								
Turn-On Delay Time	t _{d(on)}	Channel 1	Ch-1		15	25		
	u(on)	Channel-1 $V_{DD} = 10 \text{ V, R}_{L} = 1 \Omega$	Ch-2		25	40		
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_a = 1 \Omega$	Ch-1		15	25		
		- D = 101, 1GEN 110 1, 1.g	Ch-2		17	30		
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1		18	30		
,	=(=,	$V_{DD} = 10 \text{ V}, R_L = 1 \Omega$	Ch-2		35	55		
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1		12	20		
			Ch-2		15	25	ns	
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-1		10	15		
	=(=,	$V_{DD} = 10 \text{ V}, R_L = 1 \Omega$	Ch-2		15	25		
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1 Ch-2		10 9	20 15		
		-	Ch-1		20	30		
Turn-Off Delay Time	$t_{d(off)}$	Channel-2	Ch-2		32	50		
		$V_{DD} = 10 \text{ V}, R_L = 1 \Omega$ $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_q = 1 \Omega$			10	20	-	-
Fall Time	t _f	ID = 10 A, VGEN = 10 V, Hg = 132	Ch-2		10	15		
Drain-Source Body Diode Characteristic	cs							
Continuous Source-Drain Diode Current	I.	T _C = 25 °C	Ch-1			16	- A	
Continuous Source-Drain Diode Current	I _S	1 _C =25 C	Ch-2			16		
Pulse Diode Forward Current ^a	I _{SM}		Ch-1			70		
Pulse Diode Forward Current	'SM		Ch-2			70		
Body Diode Voltage	V _{SD}	$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1		0.8	1.2	V	
Body Diode Voltage	V SD	I _S = 10 A, V _{GS} = 0 V	Ch-2		0.78	1.2	V	
Rady Diada Dayaraa Dagayary Tima	+		Ch-1		10	20	20	
Body Diode Reverse Recovery Time	t _{rr}		Ch-2		22	40	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	Channel-1	Ch-1		2.5	5	20	
Body Blode Heverse Hecovery Charge	Чrr	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 \text{ °C}$	Ch-2		11	20	110	
Reverse Recovery Fall Time	t _a	Channel-2	Ch-1		5.5			
Tiorollo Floody Full Fillio	ча	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		11		ns	
Reverse Recovery Rise Time	very Rise Time t _b		Ch-1		4.5			
1.0.00 / 1.000 / 1.100			Ch-2		11			


Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





V_{DS} - Drain-to-Source Voltage (V)

Output Characteristics




On-Resistance vs. Drain Current






V_{GS} - Gate-to-Source Voltage (V)

Transfer Characteristics



V_{DS} - Drain-to-Source Voltage (V)

Capacitance




On-Resistance vs. Junction Temperature







CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power





CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





V_{DS} - Drain-to-Source Voltage (V)

Output Characteristics




On-Resistance vs. Drain Current






V_{GS} - Gate-to-Source Voltage (V)

Transfer Characteristics



V_{DS} - Drain-to-Source Voltage (V)

Capacitance




On-Resistance vs. Junction Temperature






CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




V_{SD} - Source-to-Drain Voltage (V)

Source-Drain Diode Forward Voltage




Threshold Voltage




V_{GS} - Gate-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power




Safe Operating Area, Junction-to-Ambient



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65579.


Document Number: 65579 www.vishay.com S11-2379-Rev. B, 28-Nov-11




PowerPAIRTM 6 x 3.7 CASE OUTLINE










		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.028	0.030	0.032	
A1	0.00	-	0.05	0.000	-	0.002	
b	0.46	0.51	0.56	0.018	0.020	0.022	
b1	0.20	0.25	0.38	0.008	0.010	0.015	
С	0.18	0.20	0.20 0.23 0.007 0.		0.008	0.009	
D	3.65	3.65 3.73		0.144	0.147	0.150	
D1	2.41	2.53	2.65	0.095	0.100	0.104	
E	5.92	6.00	6.08	0.233	0.236	0.239	
E1	2.62	2.67	2.72	0.103	0.105	0.107	
E2	0.87	0.92	0.97	0.034	0.036	0.038	
е		1.27 BSC		0.05 BSC			
K		0.45 TYP.			0.018 TYP.		
K1	0.66 TYP.			0.026 TYP.			
K2		0.60 TYP.			0.024 TYP.		
L	0.38	0.43	0.48	0.015	0.017	0.019	

ECN: S-82772-Rev. B, 17-Nov-08

DWG: 5979

Document Number: 69028 www.vishay.com 17-Nov-08 17-Nov-08

RECOMMENDED PAD FOR PowerPAIR™ 6 x 3.7



Recommended PAD for PowerPAIR 6 x 3.7 Dimensions in inches (mm) Keep-out 0.3520 (8.94) x 0.4390 (11.151)



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)