


Vishay

### 128 x 32 Graphic OLED



MECHANICAL DATA					
ITEM	UNIT				
Module dimension	62.0 x 24.0 x 2.35				
Viewing area	57.02 x 15.10				
Active area	55.018 x 13.098	mm			
Dot size	0.408 x 0.388	mm			
Dot pitch	0.43 x 0.41				
Mounting hole	n/a				

#### **FEATURES**

Type: graphic

Display format: 128 x 32 dotsBuilt-in controller: SSD1305Z

Duty cycle: 1/32+3 V power supply

• Interface: 6800, option 8080 and SPI

With polarizer

 Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912"><u>www.vishay.com/doc?99912</u></a>

Pb-free
---------

RoHS
COMPLIANT

ABSOLUTE MAXIMUM RATINGS								
ITEM	SYMBOL	STANDAF	UNIT					
I I EIVI	STWIBOL	MIN.	MAX.	UNII				
Supply voltage for logic (1)(2)	V <sub>DD</sub>	-0.3	4	V				
Supply voltage for display (1)(2)	V <sub>CC</sub>	0	15	V				
Operating temperature	T <sub>OP</sub>	-40	+80	°C				
Storage temperature	T <sub>STG</sub>	-40	+80					

#### Notes


- $^{(1)}$  All the above voltages are on the basis of "V<sub>SS</sub> = 0 V".
- (2) When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

ELECTRICAL CHARACTERISTICS						
ITEM	SYMPOL	SYMBOL CONDITION M	ST	STANDARD VALUE		
I I E M	STWIBOL		MIN.	TYP.	MAX.	UNIT
Supply voltage for logic	V <sub>DD</sub>	-	2.8	3.0	3.3	
Supply voltage for display	V <sub>CC</sub>	-	10	12	15	
Input high voltage	V <sub>IH</sub>	-	0.8 V <sub>DD</sub>	-	$V_{DD}$	V
Input low voltage	V <sub>IL</sub>	-	0	-	0.2 V <sub>DD</sub>	
Output high voltage	V <sub>OH</sub>	-	0.9 V <sub>DD</sub>	-	$V_{DD}$	
Output low voltage	V <sub>OL</sub>	-	0	-	0.1 V <sub>DD</sub>	
Supply current	Icc	V <sub>CC</sub> = 12 V	10	12	14	mA

OPTIONS				
		EMITTING COLOR		
YELLOW	GREEN	RED	BLUE	WHITE
-	Yes	-	-	-

Revision: 13-Dec-16 1 Document Number: 37890

INTERFACE PI	N FUNCTION							
PIN NO.	SYMBOL				FUNCTION			
1	NC (GND)	No connec	tion.					
2	V <sub>LSS</sub>	This is an a	analog groun	d pin. It should	be connected	to V <sub>SS</sub> exterr	nally.	
3	V <sub>SS</sub>	Ground.						
4	NC	No connec	tion.					
5	$V_{DD}$	Power sup	ply pin for co	ore logic operat	ion.			
6	BS1		ating protoc are MCU in		n input. See the	e following ta	ıble:	
				68XX-parallel	80XX-parallel	Serial	I <sup>2</sup> C	
7	BS2		BS1	0	1	0	1	
			BS2	1	1	0	0	
8	CS#	This pin is	the objected	ect input (active	"low")	•		1
0	U3#	-	reset signal i		10W ).			
9	RES#	When the p	oin is "low", i	nitialization of t	the chip is exec			
10	D/C#	D [7:0] is tr	This is data / command control pin. When it is pulled high (i.e. connect to V <sub>DD</sub> ), the data at D [7:0] is treated as data. When it is pulled "low", the data at D [7:0] will be transferred to the command register. In I <sup>2</sup> C mode, this pin acts as SA0 for slave address selection.					
11	R/W#	This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as read / write (R / W) selection input. Read mode will be carried out when this pin is pulled "high" (i.e. connect to V <sub>DD</sub> ) and write mode when "low". When 8080 interface mode is selected, this pin will be the write (WR) input. Data write operation is initiated when this pin is pulled "low" and the chip is selected. When serial interface is selected, this pin must be connected to V <sub>SS</sub> .						
12	E / RD#	When interfacing to a 6800 series microprocessor, this pin will be used as the enable (E) signal. Read / write operation is initiated when this pin is pulled "high" (i.e. connect to V <sub>DD</sub> ) and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the read (RD#) signal. Read operation is initiated when this pin is pulled "low" and the chip is selected. When serial interface is selected, this pin must be connected to V <sub>SS</sub> .						
13	D0							
14	D1							
15	D2				to be connecte			
16	D3				d, D0 will be the ould be left oper			
17	D4				as SDA <sub>out</sub> , SDA			
18	D5	clock input			out,			
19	D6							
20	D7							
21	I <sub>REF</sub>			current referend the I <sub>REF</sub> currer	ce pin. A resisto nt at 10 µA.	or should be	connected be	etween this
22	V <sub>COMH</sub>		or COM sign or pin and V		voltage level.	A capacitor	should be	connected
23	V <sub>CC</sub>	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.						
24	NC (GND)	No connec	tion					





Vishay

# 1. Module Classification Information

OLED 128 O 032 A G P P 3 N 0 0 000

	Ø 0 6		9) (11) (12) (13)				
1	Brand: Vishay Intertechnology, Inc.						
2	Horizontal Format: 128 Columns						
3	Display Type: N→0	Character Type, H→Graphic Ty	pe, Y→Tab Type, O→Cog				
4	Vertical Format: 32	Lines					
5	Serials code						
		A : Amber	R: RED				
6	Emitting Color	B: Blue	W : White				
		G: Green	L: Yellow				
7	Polarizer	P: With Polarizer; N: Withou	ıt Polarizer				
8	Display Mode	P : Passive Matrix ; A: Active Matrix					
9	Driver Voltage	3: 3.0 V; 5: 5.0V					
10	Touch Panel	N: Without touch panel; T: V	N : Without touch panel; T: With touch panel				
11	Products type	<ol> <li>Standard type</li> <li>Sunlight Readable type</li> <li>Transparent OLED (TOLED)</li> <li>Flexible OLED</li> <li>OLED for Lighting</li> </ol>					
12	Product grades	Product grades: 0 : Standard(A-level) 2 : B-level 3 : C-level 4 : high class(AA-level) 5 : Customer offerings					
13	Serial No.	Application serial number(000~ZZZ)					



Vishay


# **2.General Specification**

Item	Dimension	Unit			
Dot Matrix	128 x 32 Dots	_			
Module dimension	62.0 × 24.0 × 2.35	mm			
Active Area	55.018 × 13.098	mm			
Pixel Size	0.408 × 0.388	mm			
Pixel Pitch	0.43 × 0.41	mm			
Display Mode	Passive Matrix				
Display Color	Green				
Drive Duty	1/32 Duty				
IC	SSD1305Z				




Vishay

### 3. Contour Drawing & Block Diagram





### **FUNCTION BLOCK DIAGRAM**



\*For more information, please refer to Application Note provided by Vishay

Vishay

## 4. Interface Pin Function

No.	Symbol	Function					
1	N.C.(GND)	lo connection					
2	VLSS	his is an analog ground pin. It should be connected to VSS externally.					
3	VSS	Ground.					
4	N.C.	No connection					
5	VDD	Power supply pin for core logic operation					
6	BS1	Communicating Protocol Select These pins are MCU interface selection input. See the following table:					
7	BS2	BS1         0         1         0         1           BS2         1         1         0         0					
8	CS#	This pin is the chip select input. (active LOW)					
9	RES#	This pin is reset signal input. When the pin is LOW, initialization of the chip is executed.  Keep this pin HIGH (i.e. connect to VDDIO) during normal operation.					
10	D/C#	This is Data/Command control pin. When it is pulled HIGH (i.e. connect to VDDIO), the data at D[7:0] is treated as data. When it is pulled LOW, the data at D[7:0] will be transferred to the command register.  In I2C mode, this pin acts as SA0 for slave address selection.					
11	R/W#	This is read / write control input pin connecting to the MCU interface.  When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to VDDIO) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected.  When serial interface is selected, this pin must be connected to VSS.					
12	E/RD#	When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH (i.e. connect to VDDIO) and the chip is selected.  When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.  When serial interface is selected, this pin must be connected to VSS.					
13	D0	These are 8-bit bi-directional data bus to be connected to the					
14	D1	microprocessor's data bus.					





15	D2	When serial interface mode is selected, D0 will be the serial
16	D3	clock input: SCLK; D1 will be the serial data input: SDIN and D2
17	D4	should be left opened. When I2C mode is selected, D2, D1
18	D5	should be tied together and serve as SDAout, SDAin in
19	D6	application and D0 is the serial clock input, SCL.
20	D7	
21	IREF	This is segment output current reference pin. A resistor should be connected between this pin and VSS to maintain the IREF current at 10uA.
22	VCOMH	The pin for COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.
23	VCC	Power supply for panel driving voltage. This is also the most positive power voltage supply pin.
24	N.C.(GND)	No connection



Vishay

## **5.Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	VDD	-0.3	4	V	1, 2
Supply Voltage for Display	VCC	0	15	V	1, 2
Operating Temperature	TOP	-40	+80	°C	-
Storage Temperature	TSTG	-40	+80	°C	-

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate



Vishay


## **6.Electrical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage for Logic	VDD	_	2.8	3.0	3.3	V
Supply Voltage for Display	VCC	_	10	12	15	V
High Level Input	VIH	_	0.8×VDD	_	VDD	V
Low Level Input	VIL	_	0	_	0.2×VDD	V
High Level Output	VOH	_	0.9×VDD	_	VDD	V
Low Level Output	VOL	_	0	_	0.1×VDD	V
Supply Current	ICC	VCC=12.0V	10	12	14	mA



# 7. Optical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Viou Anglo	(V)θ		160			deg
View Angle	(Η)φ		160			deg
Contrast Ratio	CR	Dark	2000:1		_	_
Response Time	T rise	_		10		μs
Response fille	T fall	_		10		μs
Display with 50% check Board Brig		ghtness	100	120		nits
CIEx(Green)		(CIE1931)	0.24	0.28	0.32	
CIEy(Green)		(CIE1931)	0.59	0.63	0.67	





Vishay

## **8.OLED Lifetime**

ITEM	Conditions	Min	Тур	Remark
Operating Life Time	Ta=25°C / Initial 50% check board brightness Typical Value	40,000 Hrs	_	Note

#### Notes:

- 1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
- 2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions
- 3. Screen saving mode will extend OLED lifetime.

Vishay

# 9.Reliability

**Content of Reliability Test** 

T	Ī	Applicable
Content of Test	Test Condition	Standard
Endurance test applying the high storage temperature for a long time.	80 °C 240hrs	
Endurance test applying the low storage temperature for a long time.	-40°C 240hrs	
Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	80 °C 240hrs	
Endurance test applying the electric stress under low temperature for a long time.	-40 °C 240hrs	
Endurance test applying the high temperature and high humidity storage for a long time.	60°C,90% RH 240hrs	
Endurance test applying the low and high temperature cycle.  -40  30min 5min 30min 1 cycle	-40 °C/80°C 100 cycles	
st		
Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hr	
Constructional and mechanical endurance test applying the shock during transportation.	50G Half sin wave 11 ms 3 times of each direction	
Endurance test applying the atmospheric pressure during transportation by air.	115mbar 40hrs	
Endurance test applying the electric stress to the terminal.	VS=±600V(contact) ±800v(air), RS=330 Ω CS=150pF	),
	Endurance test applying the high storage temperature for a long time.  Endurance test applying the low storage temperature for a long time.  Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.  Endurance test applying the electric stress under low temperature for a long time.  Endurance test applying the high temperature and high humidity storage for a long time.  Endurance test applying the low and high temperature cycle.  -40	Endurance test applying the high storage temperature for a long time.  Endurance test applying the low storage temperature for a long time.  Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.  Endurance test applying the electric stress under low temperature for a long time.  Endurance test applying the high temperature and high humidity storage for a long time.  Endurance test applying the low and high temperature cycle.  -40 °C 240hrs  Endurance test applying the low and high temperature cycle.  -40 °C 25°C -40 °C 80°C 100 cycles  st  Endurance test applying the vibration during transportation and using.  Constructional and mechanical endurance test applying the shock during transportation.  Endurance test applying the atmospheric pressure during transportation by air.  VS=±600V(contact) ±800v(air), RS=330 Ω

<sup>\*\*\*</sup> Supply voltage for OLED system =Operating voltage at 25°C

### OLED-1280032A-GPP3N00000



www.vishay.com

Vishay

#### Test and measurement conditions

- All measurements shall not be started until the specimens attain to temperature stability.
   After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

#### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.

#### **APPENDIX:**

#### **RESIDUE IMAGE**

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.



# **10.Inspection Specification**

NO	Item	Criterion					AQL
01	Electrical Testing	<ul> <li>1.1 Missing vertical, horizontal segment, segment contrast defect.</li> <li>1.2 Missing character, dot or icon.</li> <li>1.3 Display malfunction.</li> <li>1.4 No function or no display.</li> <li>1.5 Current consumption exceeds product specifications.</li> <li>1.6 OLED viewing angle defect.</li> <li>1.7 Mixed product types.</li> <li>1.8 Contrast defect.</li> </ul>				0.65	
02	Black or white spots on OLED (display only)	<ul> <li>2.1 White and black spots on display ≦0.25mm, no more than three white or black spots present.</li> <li>2.2 Densely spaced: No more than two spots or lines within 3mm.</li> </ul>			2.5		
03	OLED black spots, white spots, contamina tion (non-displ ay)	3.1 Round type following drawing Φ=(x + y ) / 2	g		SIZE $\Phi \le 0.10$ $0.10 < \Phi \le 0.20$ $0.20 < \Phi \le 0.25$ $0.25 < \Phi$	Acceptable Q TY Accept no dense 2	2.5
		3.2 Line type : (A	As followin Length $$ L $\leq$ 3.0 L $\leq$ 2.5 $$	Wi W: 0.0		Acceptable Q TY Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are vis judge using blac specifications, no to find, must che specify direction	k spot ot easy eck in	Φ: 0.2 0.5 1.0	ze Φ ≤0.20 20 < Φ ≤ 0.50 50 < Φ ≤ 1.00 00 < Φ tal Q TY	Acceptable Q TY Accept no dense 3 2 0 3	2.5



NO	Item	Criterion			AQL
05	Scratches	Follow NO.3 OLED b	olack spots, white spo	ts, contamination	
05	Scratches	Symbols Define: x: Chip length k: Seal width L: Electrode pad leng 6.1 General glass ch	y: Chip width z: 0 t: Glass thickness a gth:	Chip thickness : OLED side length	
06	Chipped glass	z: Chip thickness $Z \le 1/2t$ $1/2t < z \le 2t$	y: Chip width Not over viewing area Not exceed 1/3k	$x$ : Chip length $x \le 1/8a$ $x \le 1/8a$	2.5
			ore chips, x is total ler		
		6.1.2 Corner crack:	y	igui oi each chip.	
		z: Chip thickness	y: Chip width	x: Chip length	
		Z≦1/2t	Not over viewing area	x≦1/8a	
		1/2t <z≦2t< td=""><td>Not exceed 1/3k</td><td>x≦1/8a</td><td></td></z≦2t<>	Not exceed 1/3k	x≦1/8a	
⊙ If there are 2 or more chips, x is the total length of each				I length of each chip.	



NO	Item	Criterion	AQL
110	Itom	Symbols :	NQL
		x: Chip length y: Chip width z: Chip thickness	
		k: Seal width t: Glass thickness a: OLED side length	
		L: Electrode pad length 6.2 Protrusion over terminal :	
		6.2.1 Chip on electrode pad :	
		o.e. i cimp on dicoulous pad .	
		Z Z	
		y: Chip width x: Chip length z: Chip thickness	
		$y \le 0.5$ mm $x \le 1/8$ a $0 < z \le t$	
		6.2.2 Non-conductive portion:	
06	Glass		2.5
00	crack	1 Z V	2.3
		X	
		y: Chip width x: Chip length z: Chip	
		thickness	
		$y \le L$ $x \le 1/8a$ $0 < z \le t$	
		⊙ If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal	
		specifications.	
		⊙ If the product will be heat sealed by the customer, the alignment	
		mark not be damaged.	
		6.2.3 Substrate protuberance and internal crack.	
		y: width x: length	
		y ≦ 1/3L  x ≦ a	
		y W	





NO	Item	Criterion	AQL
07	Cracked glass	The OLED with extensive crack is not acceptable.	2.5
08	Backlight elements	<ul> <li>8.1 Illumination source flickers when lit.</li> <li>8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards.</li> <li>8.3 Backlight doesn't light or color wrong.</li> </ul>	0.65 2.5 0.65
09	Bezel	<ul><li>9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.</li><li>9.2 Bezel must comply with job specifications.</li></ul>	2.5 0.65
10	PCB、COB	<ul> <li>10.1 COB seal may not have pinholes larger than 0.2mm or contamination.</li> <li>10.2 COB seal surface may not have pinholes through to the IC.</li> <li>10.3 The height of the COB should not exceed the height indicated in the assembly diagram.</li> <li>10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places.</li> <li>10.5 No oxidation or contamination PCB terminals.</li> <li>10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts.</li> <li>10.7 The jumper on the PCB should conform to the product characteristic chart.</li> <li>10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down.</li> </ul>	2.5 2.5 0.65 2.5 2.5 0.65 2.5
11	Soldering	<ul> <li>11.1 No un-melted solder paste may be present on the PCB.</li> <li>11.2 No cold solder joints, missing solder connections, oxidation or icicle.</li> <li>11.3 No residue or solder balls on PCB.</li> <li>11.4 No short circuits in components on PCB.</li> </ul>	2.5 2.5 2.5 0.65





NO	Item	Criterion	AQL
12	General appearance	<ul> <li>12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.</li> <li>12.2 No cracks on interface pin (OLB) of TCP.</li> <li>12.3 No contamination, solder residue or solder balls on product.</li> <li>12.4 The IC on the TCP may not be damaged, circuits.</li> <li>12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever.</li> <li>12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.</li> <li>12.7 Sealant on top of the ITO circuit has not hardened.</li> <li>12.8 Pin type must match type in specification sheet.</li> <li>12.9 OLED pin loose or missing pins.</li> <li>12.10 Product packaging must the same as specified on packaging specification sheet.</li> <li>12.11 Product dimension and structure must conform to product specification sheet.</li> </ul>	2.5 0.65 2.5 2.5 2.5 2.5 0.65 0.65 0.65

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Short	Major	
Wrong Display	Major	
Un-uniform B/A x 100% < 70% A/C x 100% < 70%	Major	A Normal B Dark Fixel C Light Fixel

Vishay

## 11.Precautions in use of OLED Modules

### **Modules**

- (1) Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED display module.
- (3)Don't disassemble the OLED display module.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist OLED display module.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.
- (8)It's pretty common to use "Screen Saver" to extend the lifetime and Don't use fix information for long time in real application.
- (9)Don't use fixed information in OLED panel for long time, that will extend "screen burn" effect time..
- (10) Vishay has the right to change the passive components, including R2and R3 adjust resistors. (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (11) Vishay have the right to change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, Vishay have the right to modify the version.)

### 11.1. Handling Precautions

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
  - \* Scotch Mending Tape No. 810 or an equivalent
  - Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent


such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- \* Water
- \* Ketone
- \* Aromatic Solvents
- (6) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts.
  - These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



Vishay



- (7) Do not apply stress to the LSI chips and the surrounding molded sections.
- (8) Do not disassemble nor modify the OLED display module.
- (9) Do not apply input signals while the logic power is off.
- (10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.
- \* Be sure to make human body grounding when handling OLED display modules.
- \* Be sure to ground tools to use or assembly such as soldering irons.
- \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- \* Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.
- (11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.
- (12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

#### 11.2. Storage Precautions

(1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments.

(We recommend you to store these modules in the packaged state when they were shipped from Vishav.

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

(2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

#### 11.3. Designing Precautions

- (1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- (2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- (3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- (4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- (5) As for EMI, take necessary measures on the equipment side basically.

### OLED-1280032A-GPP3N00000

www.vishay.com

Vishay

- (6) When fastening the OLED display module, fasten the external plastic housing section.
- (7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.
- \* Connection (contact) to any other potential than the above may lead to rupture of the IC.

#### 11.4. Precautions when disposing of the OLED display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

#### 11.5. Other Precautions

- (1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
- Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- (2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.
- \* Pins and electrodes
- \* Pattern layouts such as the TCP & FPC
- (3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.
- \* Design the product and installation method so that the OLED driver may be shielded from light in actual usage.
- \* Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.
- (4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- (5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.
- (6)Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.
- (7)Our company will has the right to upgrade and modify the product function.

### 单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)