


Vishay

RoHS

COMPLIANT

128 x 32 Graphic OLED



| MECHANICAL DATA | | | | | |
|------------------|--------------------|------|--|--|--|
| ITEM | STANDARD VALUE | UNIT | | | |
| Module dimension | 62.0 x 24.0 x 2.35 | | | | |
| Viewing area | 57.02 x 15.10 | | | | |
| Active area | 55.018 x 13.098 | | | | |
| Dot size | 0.408 x 0.388 | - mm | | | |
| Dot pitch | 0.43 x 0.41 | | | | |
| Mounting hole | n/a | | | | |

FEATURES

- Type: graphic
- Display format: 128 x 32 dots
- Built-in controller: SSD1305Z
- Duty cycle: 1/32
- +3 V power supply
- Interface: 6800, option 8080 and SPI
- With polarizer
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

| ABSOLUTE MAXIMUM RATINGS | | | | | | | | |
|---|------------------|---------|------|------|--|--|--|--|
| ITEM | SYMBOL | STANDAF | UNIT | | | | | |
| | STNIDUL | MIN. | MAX. | UNIT | | | | |
| Supply voltage for logic ⁽¹⁾⁽²⁾ | V _{DD} | -0.3 | 4 | V | | | | |
| Supply voltage for display ⁽¹⁾⁽²⁾ | V _{CC} | 0 | 15 | v | | | | |
| Operating temperature | T _{OP} | -40 | +80 | °C | | | | |
| Storage temperature | T _{STG} | -40 | +80 | C | | | | |

Notes

 $^{(1)}\,$ All the above voltages are on the basis of "V_{SS} = 0 V".

⁽²⁾ When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

| ELECTRICAL CHARACTERISTICS | | | | | | | |
|----------------------------|-----------------|------------------------|---------------------|----------------|---------------------|------|--|
| ITEM | SYMPOL | CONDITION | ST | STANDARD VALUE | | | |
| | STNIBOL | SYMBOL CONDITION | MIN. | TYP. | MAX. | UNIT | |
| Supply voltage for logic | V _{DD} | - | 2.8 | 3.0 | 3.3 | | |
| Supply voltage for display | V _{CC} | - | 10 | 12 | 15 | | |
| Input high voltage | V _{IH} | - | 0.8 V _{DD} | - | V _{DD} | v | |
| Input low voltage | V _{IL} | - | 0 | - | 0.2 V _{DD} | v | |
| Output high voltage | V _{OH} | - | 0.9 V _{DD} | - | V _{DD} | | |
| Output low voltage | V _{OL} | - | 0 | - | 0.1 V _{DD} | | |
| Supply current | I _{CC} | V _{CC} = 12 V | 20 | 21 | 25 | mA | |

| EMITTING COLOR | | | | | | | |
|----------------|---|-----------|----------------|--|--|--|--|
| GREEN RED | | BLUE | WHITE | | | | |
| - | - | Yes | - | | | | |
| | - | GREEN RED | GREEN RED BLUE | | | | |

For technical questions, contact: displays@vishay.com

Document Number: 37892

1




www.vishay.com

| PIN NO. 1 2 | SYMBOL | | | | | | | | |
|--------------------------|-------------------|---|--|-------------------|--|---------------|--|--------------|--|
| | | | | | FUNCTION | | | | |
| 2 | NC (GND) | No connec | ction | | | | | | |
| | V _{LSS} | This is an a | This is an analog ground pin. It should be connected to V _{SS} externally | | | | | | |
| 3 | V _{SS} | Ground | Ground | | | | | | |
| 4 | NC | No connec | ction | | | | | | |
| 5 | V _{DD} | Power sup | Power supply pin for core logic operation | | | | | | |
| 6 | BS1 | | cating protoc are MCU in | | on input. See th | e following t | able: | | |
| | | | | 68XX parallel | 80XX parallel | Serial | l ² C | | |
| 7 | BS2 | | BS1 | 0 | 1 | 0 | 1 | - | |
| | | | BS2 | 1 | 1 | 0 | 0 | - | |
| | | | | | | | | _ | |
| 8 | CS# | · · | • | ect input. (activ | /e "low") | | | | |
| 9 | RES# | When the | This pin is reset signal input. When the pin is "low", initialization of the chip is executed. Keep this pin "high" (i.e. connect to V _{DD}) during normal operation. | | | | | | |
| 10 | D/C# | at D [7:0] is | This is data / command control pin. When it is pulled high (i.e. connect to V _{DDIO}), the data at D [7:0] is treated as data. When it is pulled "low", the data at D [7:0] will be transferred to the command register. In I ² C mode, this pin acts as SA0 for slave address selection. | | | | | | |
| 11 | R / W# | This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800 series microprocessor, this pin will be used as read / write (R / W) selection input. Read mode will be carried out when this pin is pulled "high" (i.e. connect to V_{DDIO}) and write mode when "low". When 8080 interface mode is selected, this pin will be the write (WR) input. Data write operation is initiated when this pin is pulled "low" and the chip is selected. When serial interface is selected, this pin must be connected to V_{SS} . | | | | | ction input. V _{DDIO}) and be the write the chip is | | |
| 12 | E / RD# | signal. Rea and the ch the read (R | When interfacing to a 6800 series microprocessor, this pin will be used as the enable (E) signal. Read / write operation is initiated when this pin is pulled "high" (i.e. connect to V_{DD}) and the chip is selected. When connecting to an 8080 microprocessor, this pin receives the read (RD#) signal. Read operation is initiated when this pin is pulled "low" and the chip is selected. When serial interface is selected, this pin must be connected to V_{SS} . | | | | | | |
| 13 | D0 | | | | | | | | |
| 14 | D1 | | | | | | | | |
| 15 | D2 | These are a | 8-bit bi-direc | tional data bus | s to be connecte | d to the mic | roprocessor | 's data bus. | |
| 16 | D3 | | | | d, D0 will be the | | | | |
| 17 | D4 | | | | ould be left oper as SDA _{out} , SDA | | | | |
| 18 | D5 | clock input | | | | | | | |
| 19 | D6 | 7 | | | | | | | |
| 20 | D7 | 7 | | | | | | | |
| 21 | I _{REF} | | | | ence pin. A resi current at 10 μA | | be connecte | ed between | |
| 22 | V _{COMH} | | or COM sigr | | voltage level. | A capacito | r should be | connected | |
| 23 | V _{CC} | Power sup supply pin | | el driving volta | age. This is also | o the most | positive pov | wer voltage | |
| 24 | NC (GND) | No connec | ction | | | | | | |



www.vishay.com

OLED-1280032A-SPP3N00000







1.Module Classification Information

<u>OLED 128 O 032 A S P P 3 N 0 0 000</u>

| Φ | Ø Ø 4 | 5 6 7 6 9 10 11 12 13 | | | | |
|----|---------------------|---|--|--|--|--|
| 1 | Brand: Vishay Inte | ertechnology, Inc. | | | | |
| 2 | Horizontal Format: | 128 Columns | | | | |
| 3 | Display Type: N→C | Character Type, H \rightarrow Graphic Type, Y \rightarrow Tab Type, O \rightarrow Cog | | | | |
| 4 | Vertical Format: 32 | Lines | | | | |
| 5 | Serials code | | | | | |
| 6 | Emitting Color | A : AmberR : REDB : BlueW : White | | | | |
| 0 | | G : Green L : Yellow | | | | |
| 7 | Polarizer | P: With Polarizer; N: Without Polarizer | | | | |
| 8 | Display Mode | P : Passive Matrix ; A: Active Matrix | | | | |
| 9 | Driver Voltage | 3: 3.0 V; 5: 5.0V | | | | |
| 10 | Touch Panel | N: Without touch panel; T: With touch panel | | | | |
| 11 | Products type | 0 : Standard type 1. Sunlight Readable type 2. Transparent OLED (TOLED) 3. Flexible OLED 4. OLED for Lighting | | | | |
| 12 | Product grades | Product grades: 0 : Standard(A-level) 2 : B-level 3 : C-level 4 : high class(AA-level) 5 : Customer offerings | | | | |
| 13 | Serial No. | Application serial number(000~ZZZ) | | | | |




2.General Specification

| ltem | Dimension | Unit | | |
|------------------|--------------------------|------|--|--|
| Dot Matrix | 128 x 32 Dots | _ | | |
| Module dimension | 62.0 × 24.0 × 2.35 | mm | | |
| Active Area | e Area 55.018 × 13.098 r | | | |
| Pixel Size | 0.408 × 0.388 | mm | | |
| Pixel Pitch | 0.43 × 0.41 | mm | | |
| Display Mode | Passive Matrix | | | |
| Display Color | SkyBlue | | | |
| Drive Duty | 1/32 Duty | | | |
| IC | SSD1305Z | | | |




3. Contour Drawing & Block Diagram





FUNCTION BLOCK DIAGRAM



*For more information, please refer to Application Note provided by Vishay



4. Interface Pin Function

| No. 1 N 2 3 3 4 5 6 7 7 | Symbol N.C.(GND) VLSS VSS N.C. VDD BS1 BS2 | externally Ground. No conne Power su Commun | n analog ground p /. ection ipply pin for core icating Protocol S | logic operation Select | connecte | ed to VS | S | | |
|---|---|---|---|--|----------|-----------|-------|--|--|
| 2 3 4 5 6 | VLSS VSS N.C. VDD BS1 | This is ar externally Ground. No conne Power su Commun These pir | n analog ground p /. ection ipply pin for core icating Protocol S | logic operation Select | connecte | ed to VS | S | | |
| 3 4 5 6 | VSS N.C. VDD BS1 | externally Ground. No conne Power su Commun These pir | /. ection ipply pin for core icating Protocol S | logic operation Select | connecte | | 5 | | |
| 4 5 6 | N.C. VDD BS1 | No conne Power su Commun These pir | pply pin for core | Select | | | | | |
| 5 6 | VDD BS1 | Power su Commun These pir | pply pin for core | Select | | | | | |
| 6 | BS1 | Commun These pir | icating Protocol S | Select | | | | | |
| | | These pir | | | | | | | |
| 7 | BS2 | | | Communicating Protocol Select These pins are MCU interface selection input. See the following table: | | | | | |
| 7 | BS2 | 0 | 68XX-parallel | 80XX-parallel | Serial | I2C | | | |
| | 002 | BS1 | 0 | 1 | 0 | 1 | | | |
| | | BS2 | 1 | 1 | 0 | 0 | | | |
| 8 | CS# | This pin i | s the chip select | input. (active LC | DW) | | | | |
| 9 | RES# | This pin is reset signal input. When the pin is LOW, initialization of the chip is executed. Keep this pin HIGH (i.e. connect to VDDIO) during normal operation. | | | | | ation | | |
| 10 | D/C# | This is Data/Command control pin. When it is pulled HIGH (i.e. connect to VDDIO), the data at D[7:0] is treated as data. When it is pulled LOW, the data at D[7:0] will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection. | | | | | | | |
| 11 | R/W# | This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH (i.e. connect to VDDIO) and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin must be connected to VSS. | | | | | | | |
| 12 | E/RD# | When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH (i.e. connect to VDDIO) and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin must be connected to VSS. | | | | | | | |
| 13 | D0 | These ar | e 8-bit bi-directior | nal data bus to l | be conne | cted to t | he | | |
| 14 | D1 | | cessor's data bus | | | | | | |



| 15 | D2 | When serial interface mode is selected, D0 will be the serial | | | | | |
|----|-----------|---|--|--|--|--|--|
| 16 | D3 | clock input: SCLK; D1 will be the serial data input: SDIN and D2 | | | | | |
| 17 | D4 | should be left opened. When I2C mode is selected, D2, D1 | | | | | |
| 18 | D5 | should be tied together and serve as SDAout, SDAin in | | | | | |
| 19 | D6 | application and D0 is the serial clock input, SCL. | | | | | |
| 20 | D7 | | | | | | |
| 21 | IREF | This is segment output current reference pin. A resistor should be connected between this pin and VSS to maintain the IREF current at 10uA. | | | | | |
| 22 | VCOMH | The pin for COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. | | | | | |
| 23 | VCC | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. | | | | | |
| 24 | N.C.(GND) | No connection | | | | | |



5.Absolute Maximum Ratings

| Parameter | Symbol | Min | Мах | Unit | Notes |
|----------------------------|--------|------|-----|------|-------|
| Supply Voltage for Logic | VDD | -0.3 | 4 | V | 1, 2 |
| Supply Voltage for Display | VCC | 0 | 15 | V | 1, 2 |
| Operating Temperature | TOP | -40 | +80 | °C | - |
| Storage Temperature | TSTG | -40 | +80 | °C | - |

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate




6.Electrical Characteristics

| ltem | Symbol | Condition | Min | Тур | Max | Unit |
|----------------------------|--------|-----------|---------|-----|---------|------|
| Supply Voltage for Logic | VDD | _ | 2.8 | 3.0 | 3.3 | V |
| Supply Voltage for Display | VCC | — | 10 | 12 | 15 | V |
| High Level Input | VIH | _ | 0.8×VDD | _ | VDD | V |
| Low Level Input | VIL | — | 0 | — | 0.2×VDD | V |
| High Level Output | VOH | — | 0.9×VDD | — | VDD | V |
| Low Level Output | VOL | — | 0 | — | 0.1×VDD | V |
| Supply Current | ICC | VCC=12.0V | 20 | 21 | 25 | mA |



7.Optical Characteristics

| Item | Symbol | Condition | Min | Тур | Мах | Unit |
|--|--------|----------------|--------|------|------|------|
| View Angle | (V)θ | | 160 | | | deg |
| | (H)φ | | 160 | | | deg |
| Contrast Ratio | CR | Dark | 2000:1 | | | — |
| Response Time | T rise | _ | | 10 | | μs |
| | T fall | _ | | 10 | | μs |
| Supply Voltage For Vcc 50% Check Board Brig | | With polarizer | 100 | 120 | | nits |
| CIEx(SkyBlue) | | (CIE1931) | 0.12 | 0.16 | 0.20 | |
| CIEy(SkyBlue) | | (CIE1931) | 0.22 | 0.26 | 0.30 | |





8.OLED Lifetime

| ITEM | Conditions | Min | Тур | Remark |
|------------------------|---|------------|-----|--------|
| Operating Life Time | Ta=25℃ / Initial 50% check board brightness Typical Value | 20,000 Hrs | _ | Note |

Notes:

- 1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
- 2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
- 3. Screen saving mode will extend OLED lifetime.



9.Reliability

Content of Reliability Test

| Environmental Test | | | | |
|---|--|---|------------------------|--|
| Test Item | Content of Test | Test Condition | Applicable Standard | |
| High Temperature storage | Endurance test applying the high storage temperature for a long time. | 80 °C 240hrs | | |
| Low Temperature storage | Endurance test applying the low storage temperature for a long time. | -40°C 240hrs | | |
| High Temperature Operation | Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time. | 80 °C 240hrs | | |
| Low Temperature Operation | Endurance test applying the electric stress under low temperature for a long time. | -40 °C 240hrs | | |
| High Temperature/ Humidity Storage | Endurance test applying the high temperature and high humidity storage for a long time. | 60°C,90% RH 240hrs | | |
| Temperature Cycle | Endurance test applying the low and high temperature cycle. -40°C 25°C 30min 5min 30min 1 cycle | -40 °C ⁄80°C 100 cycles | | |
| Mechanical Te | st | | | |
| Vibration test | Endurance test applying the vibration during transportation and using. | 10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hr | | |
| Shock test | Constructional and mechanical endurance test applying the shock during transportation. | 50G Half sin wave 11 ms 3 times of each direction | | |
| Atmospheric pressure test | Endurance test applying the atmospheric pressure during transportation by air. | 115mbar 40hrs | | |
| Others | | | | |
| Static electricity test | Endurance test applying the electric stress to the terminal. | VS=±600V(contact) ±800v(air), RS=330Ω CS=150pF 10 times |), | |

*** Supply voltage for OLED system =Operating voltage at 25° C



Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability. After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.

APPENDIX:

RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.





10.Inspection Specification

| NO | Item | Criterion | | | AQL | | |
|----|----------------------|--|-----------------------------|--------|--|--------------------|------|
| 01 | Electrical | 1.1 Missing vertical, horizontal segment, segment contrast | | | | | |
| | Testing | defect. 1.2 Missing character , dot or icon. | | | | | |
| | | 1.3 Display malfunction. | | | | | |
| | | 1.4 No function | | | | | 0.65 |
| | | 1.5 Current cons 1.6 OLED viewir | | | | pecifications. | |
| | | 1.7 Mixed produ | | CICC | | | |
| | | 1.8 Contrast def | ect. | | | | |
| 02 | Black or | 2.1 White and bl | ack spots | on d | lisplav ≤0.25n | nm, no more than | |
| | white | three white or bl | | | | , | |
| | spots on | 2.2 Densely spa | ced: No m | ore | than two spots | s or lines within | 2.5 |
| | OLED (display | 3mm. | | | | | |
| | only) | | | | | | |
| 03 | OLED | 3.1 Round type | | | 0175 | | |
| | black spots, | following drawin $\Phi=(x + y)/2$ | g | | SIZE | Acceptable Q TY | |
| | white | | | | Ф≦0.10 | Accept no | |
| | spots, | → [×] ← <u>↓</u> | | | | dense | 0.5 |
| | contamina tion | • • | Y | | 0.10< | 2 | 2.5 |
| | (non-displ | l T | | | Φ≦0.20 0.20< | 1 | |
| | ay) | | | | 0.20 <i><</i> Φ≦0.25 | I | |
| | | | | | <u>♀≣0:20</u> 0.25<Φ | 0 | |
| | | 3.2 Line type : (/ | As followin | ig dra | awing) | | |
| | | <u>_</u> | Length | Wi | | Acceptable Q TY | |
| | | $\sim \frac{1}{2} \frac{w}{w}$ | | | ≦0.02 | Accept no dense | 2.5 |
| | | → _L ⊷ | L≦3.0 | _ | $2 < W \le 0.03$ | 2 | 2.5 |
| | | | L≦2.5 | | 3 <w≦0.05 5<w< td=""><td>As round type</td><td></td></w<></w≦0.05 | As round type | |
| 04 | Delevizer | | | 0.0 | 5<11 | As found type | |
| 04 | Polarizer bubbles | If bubbles are vi | sible, | Siz | ze Φ | Acceptable Q TY | |
| | | judge using blac | k spot | _ | ≦0.20 | Accept no dense | |
| | | | pecifications, not easy 0.2 | | $20 < \Phi \le 0.50$ | 3 | 2.5 |
| | | specify direction | | | $50 < \Phi \le 1.00$ | 2 | |
| | | | | - | <u>0<Φ</u> | 0 | |
| | | | | To | tal Q TY | 3 | |


16

www.vishay.com

| NO | Item | Criterion | | | AQL |
|----|-----------|---|---|------------------------------------|-----|
| 05 | Scratches | Follow NO.3 OLED black spots, white spots, contamination | | | |
| | | | Glass thickness a: | Chip thickness OLED side length | |
| | | 6.1 General glass chip 6.1.1 Chip on panel su | | ween panels: | |
| | | | | y 1 | |
| | | z: Chip thickness | y: Chip width | x: Chip length | |
| 06 | Chipped | Z≦1/2t | Not over viewing area | x≦1/8a | 2.5 |
| | glass | $1/2t < z \leq 2t$ | Not exceed 1/3k | x≦1/8a | |
| | | ⊙ If there are 2 or mor 6.1.2 Corner crack: x x z: Chip thickness Z≤1/2t | y: Chip width Not over viewing area | x: Chip length x≦1/8a | |
| | | $1/2t < z \le 2t$ | Not exceed 1/3k | x≦1/8a | |
| | | \odot If there are 2 or more | re chips, x is the total | l length of each chip. | |

www.vishay.com

ISHA





www.vishay.com

| NO | Item | Criterion | AQL |
|----|-----------------------|---|---|
| 07 | Cracked glass | The OLED with extensive crack is not acceptable. | 2.5 |
| 08 | Backlight elements | 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. | 0.65 2.5 0.65 |
| 09 | Bezel | 9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.9.2 Bezel must comply with job specifications. | 2.5 0.65 |
| 10 | PCB、COB | 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down. | 2.5 2.5 2.5 2.5 0.65 0.65 2.5 |
| 11 | Soldering | 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. | 2.5 2.5 2.5 0.65 |



www.vishay.com

| NO | Item | Criterion | AQL |
|----------|-------------------------------|--|---|
| NO 12 | Item General appearance | 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. | 2.5 0.65 2.5 2.5 2.5 2.5 2.5 2.5 0.65 0.65 |
| | | 12.7 Sealant on top of the ITO circuit has not hardened.12.8 Pin type must match type in specification sheet.12.9 OLED pin loose or missing pins. | 0.65 0.65 |
| | | 12.10 Product packaging must the same as specified on packaging specification sheet.12.11 Product dimension and structure must conform to | 0.65 |
| | | product specification sheet. | |



Vishay

| Check Item | Classification | Criteria |
|--|----------------|---|
| No Display | Major | |
| Missing Line | Major | |
| Pixel Short | Major | |
| Darker Short | Major | |
| Wrong Display | Major | |
| Un-uniform B/A x 100% < 70% A/C x 100% < 70% | Major | A Normal B Dark Fixel C Light Fixel |

21



11.Precautions in use of OLED Modules

Modules

- (1)Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the
- components of OLED display module.
- (3)Don't disassemble the OLED display module.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist OLED display module.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.
- (8)It's pretty common to use "Screen Saver" to extend the lifetime and Don't use fix information for long time in real application.
- (9)Don't use fixed information in OLED panel for long time, that will extend "screen burn" effect time..
- (10) Vishay has the right to change the passive components, including R2and R3 adjust resistors. (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (11) Vishay have the right to change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, Vishay have the right to modify the version.)


11.1. Handling Precautions

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent
 - Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent
 - such as ethyl alcohol, since the surface of the polarizer will become cloudy.
 - Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - * Water
 - * Ketone
 - * Aromatic Solvents
- (6) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts.

These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



Vishay



(7) Do not apply stress to the LSI chips and the surrounding molded sections.

(8) Do not disassemble nor modify the OLED display module.

(9) Do not apply input signals while the logic power is off.

(10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.

- * Be sure to make human body grounding when handling OLED display modules.
- * Be sure to ground tools to use or assembly such as soldering irons.
- * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.

* Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.

(11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.

(12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

11.2. Storage Precautions

(1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments.

(We recommend you to store these modules in the packaged state when they were shipped from Vishay.

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

(2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

11.3. Designing Precautions

(1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.

(2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.(3) We recommend you to install excess current preventive unit (fuses, etc.) to the power

circuit (VDD). (Recommend value: 0.5A)

(4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.

(5) As for EMI, take necessary measures on the equipment side basically.



(6) When fastening the OLED display module, fasten the external plastic housing section.(7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.

* Connection (contact) to any other potential than the above may lead to rupture of the IC.

11.4. Precautions when disposing of the OLED display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

11.5. Other Precautions

- (1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
- Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- (2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.
- * Pins and electrodes
- * Pattern layouts such as the TCP & FPC
- (3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.
- * Design the product and installation method so that the OLED driver may be shielded from light in actual usage.
- * Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.
- (4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- (5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.
- (6)Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.
- (7)Our company will has the right to upgrade and modify the product function.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)