
# SiHP16N50C, SiHB16N50C, SiHF16N50C

Vishay Siliconix

## **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V) at T <sub>J</sub> max.	560				
$R_{DS(on)}(\Omega)$	V <sub>GS</sub> = 10 V 0.38				
Q <sub>g</sub> (Max.) (nC)	68				
Q <sub>gs</sub> (nC)	17.6				
Q <sub>gd</sub> (nC)	21.8				
Configuration	Single				



### **FEATURES**

- Low Figure-of-Merit Ron x Qg
- 100 % Avalanche Tested



- Gate Charge Improved
- T<sub>rr</sub>/Q<sub>rr</sub> Improved
- Compliant to RoHS Directive 2002/95/EC

#### Note

\* Pb containing terminations are not RoHS compliant, exemptions may apply

ORDERING INFORMATION					
Package	TO-220AB	D <sup>2</sup> PAK (TO-263)	TO-220 FULLPAK		
	SiHP16N50C-E3	SiHB16N50C-E3	SiHF16N50C-E3		
Lead (Pb)-free	-	SiHB16N50CTR-E3	-		
	-	SiHB16N50CTL-E3	-		

ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub> = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			$V_{DS}$	500	V	
Gate-Source Voltage			V <sub>GS</sub>	± 30	] v	
Continuous Prain Current /T = 150 °C\8	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C		16		
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>a</sup>	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	ID	10	Α	
Pulsed Drain Current <sup>c</sup>	·		I <sub>DM</sub>	40		
Linear Derating Factor				2	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	320	mJ	
Maximum Power Dissipation	TO220-AB, D	TO220-AB, D <sup>2</sup> PAK (TO-263)		250	w	
Maximum Fower Dissipation	TO-220	TO-220 FULLPAK		38	"	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	d for	10 s		300		

#### Notes

- a. Limited by maximum junction temperature.
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 2.5 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 16 A.
- c. Repetitive rating; pulse width limited by maximum junction temperature.
- d. 1.6 mm from case.



# SiHP16N50C, SiHB16N50C, SiHF16N50C

Vishay Siliconix

www.vishay.com

THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	TO220-AB D <sup>2</sup> PAK (TO-263)	TO-220 FULLPAK	UNIT		
Maximum Junction-to-Ambient	R <sub>thJA</sub>	62	65			
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	0.5	3.3	°C/W		
Junction-to-Ambient (PCB mount)a	R <sub>thJA</sub>	40	-			

### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static		•					
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$	V, I <sub>D</sub> = 250 μA	500	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference t	to 25 °C, I <sub>D</sub> = 1 mA	-	0.6	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	$V_{DS} = V$	<sub>GS</sub> , I <sub>D</sub> = 250 μA	3.0	-	5.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>G</sub>	<sub>S</sub> = ± 30 V	ı	ı	± 100	nA
Zero Gate Voltage Drain Current	I	$V_{DS} = 50$	00 V, V <sub>GS</sub> = 0 V	ı	1	50	μA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 400 \text{ V}, \text{ V}$	$I_{GS} = 0 \text{ V}, T_{J} = 125 \text{ °C}$	ı	1	250	μΑ
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8 A	ı	0.31	0.38	Ω
Forward Transconductancea	9 <sub>fs</sub>	V <sub>DS</sub> =	50 V, I <sub>D</sub> = 3 A	ı	3	ı	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	V	<sub>GS</sub> = 0 V,	-	1900	-	
Output Capacitance	$C_{oss}$	$V_{DS} = 25 \text{ V},$		ı	230	ı	pF
Reverse Transfer Capacitance	$C_{rss}$	f =	= 1.0 MHz	ı	24	ı	
Total Gate Charge	$Q_g$			-	45	68	
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 10 \text{ V}$	$I_D = 16 \text{ A}, V_{DS} = 400 \text{ V}$	-	18	-	nC
Gate-Drain Charge	Q <sub>gd</sub>			-	22	-	1
Turn-On Delay Time	t <sub>d(on)</sub>			-	27	-	
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 16 A,		-	156	-	
Turn-Off Delay Time	t <sub>d(off)</sub>	$R_{g} = 9.1$	$1 \Omega, V_{GS} = 10 V$	-	29	-	ns
Fall Time	t <sub>f</sub>			-	31	-	
Gate Input Resistance	R <sub>g</sub>	f = 1 M	Hz, open drain	-	1.6	-	Ω
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the		-	-	16	
Pulsed Diode Forward Current	I <sub>SM</sub>	integral reverse p - n junction diode		-	-	30	Α
Body Diode Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C, I	I <sub>S</sub> = 10 A, V <sub>GS</sub> = 0 V	-	-	1.8	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			-	555	-	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$	$T_J = 25  ^{\circ}\text{C}, I_F = I_S, \text{dI/dt} = 100  \text{A/}\mu\text{s},$		-	5.5	-	μC
Body Diode Reverse Recovery Current	I <sub>RRM</sub>	V <sub>R</sub> = 20 V		-	18	-	Α

### Note

The information shown here is a preliminary product proposal, not a commercial product data sheet. Vishay Siliconix is not committed to
produce this or any similar product. This information should not be used for design purposes, nor construed as an offer to furnish or sell
such products.

www.vishay.com

Vishay Siliconix

## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics (TO-220)




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics (TO-220)




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area (TO-220AB, D2PAK)




Fig. 9 - Maximum Safe Operating Area (TO-220 FULLPAK)




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case (TO-220AB, D<sup>2</sup>PAK)




Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case (TO-220 FULLPAK)

www.vishay.com

Vishay Siliconix




Fig. 13a - Unclamped Inductive Test Circuit




Fig. 13b - Unclamped Inductive Waveforms




Fig. 14a - Basic Gate Charge Waveform





Fig. 14b - Gate Charge Test Circuit

### Peak Diode Recovery dV/dt Test Circuit







Fig. 15 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91401">www.vishay.com/ppg?91401</a>.




## TO-220-1



DIM.	MILLIN	IETERS	INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.24	4.65	0.167	0.183
b	0.69	1.02	0.027	0.040
b(1)	1.14	1.78	0.045	0.070
С	0.36	0.61	0.014	0.024
D	14.33	15.85	0.564	0.624
Е	9.96	10.52	0.392	0.414
е	2.41	2.67	0.095	0.105
e(1)	4.88	5.28	0.192	0.208
F	1.14	1.40	0.045	0.055
H(1)	6.10	6.71	0.240	0.264
J(1)	2.41	2.92	0.095	0.115
L	13.36	14.40	0.526	0.567
L(1)	3.33	4.04	0.131	0.159
ØР	3.53	3.94	0.139	0.155
Q	2.54	3.00	0.100	0.118
ECN: X15-0364-Rev. C, 14-Dec-15 DWG: 6031				

### Note


 M\* = 0.052 inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM



Revison: 14-Dec-15 1 Document Number: 66542

# **TO-220 FULLPAK (High Voltage)**

### **OPTION 1: FACILITY CODE = 9**




	MILLIMETERS				
DIM.	MIN.	NOM.	MAX.		
A	4.60	4.70	4.80		
b	0.70	0.80	0.91		
b1	1.20	1.30	1.47		
b2	1.10	1.20	1.30		
С	0.45	0.50	0.63		
D	15.80	15.87	15.97		
е	2.54 BSC				
E	10.00	10.10	10.30		
F	2.44	2.54	2.64		
G	6.50	6.70	6.90		
L	12.90	13.10	13.30		
L1	3.13	3.23	3.33		
Q	2.65	2.75	2.85		
Q1	3.20	3.30	3.40		
ØR	3.08	3.18	3.28		

### Notes

- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet  $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
- 6. Facility code will be the 1st character located at the 2nd row of the unit marking



### **OPTION 2: FACILITY CODE = Y**



	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
А	4.570	4.830	0.180	0.190
A1	2.570	2.830	0.101	0.111
A2	2.510	2.850	0.099	0.112
b	0.622	0.890	0.024	0.035
b2	1.229	1.400	0.048	0.055
b3	1.229	1.400	0.048	0.055
С	0.440	0.629	0.017	0.025
D	8.650	9.800	0.341	0.386
d1	15.88	16.120	0.622	0.635
d3	12.300	12.920	0.484	0.509
Е	10.360	10.630	0.408	0.419
е	2.54 BSC		0.100	BSC
L	13.200	13.730	0.520	0.541
L1	3.100	3.500	0.122	0.138
n	6.050	6.150	0.238	0.242
ØΡ	3.050	3.450	0.120	0.136
u	2.400	2.500	0.094	0.098
V	0.400	0.500	0.016	0.020
ECN: E10 0190 Pov D (	08 Apr 2010			

ECN: E19-0180-Rev. D, 08-Apr-2019


DWG: 5972


#### Notes


- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet  $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
- 6. Facility code will be the 1st character located at the 2nd row of the unit marking



## **TO-263AB (HIGH VOLTAGE)**







(c)	c1 2	<u></u>
	(b, b2)—	
Se	Scale: none	<u>C</u>

	MILLIN	METERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380
ECN: S-82110-Rev. A, 15-Sep-08				

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
E	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
е	2.54 BSC		0.100 BSC	
Н	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	ı	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010	BSC
L4	4.78	5.28	0.188	0.208

### DWG: 5970

**Notes** 


- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





## RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)