

Vishay Siliconix

## Automotive Dual N-Channel 40 V (D-S) 175 °C MOSFETs

PRODUCT SUMMARY						
	N-CHANNEL 1	N-CHANNEL 2				
V <sub>DS</sub> (V)	40	40				
$R_{DS(on)}(\Omega)$ at $V_{GS} = 10 \text{ V}$	0.022	0.011				
$R_{DS(on)}(\Omega)$ at $V_{GS} = 4.5 \text{ V}$	0.026	0.013				
I <sub>D</sub> (A)	15	45				
Configuration	Dua	al N				

#### **FEATURES**


- TrenchFET® Power MOSFET
- AEC-Q101 Qualified<sup>d</sup>
- 100 % R<sub>a</sub> and UIS Tested
- Material categorization:
  For definitions of compliance please see <a href="https://www.vishay.com/doc?99912">www.vishay.com/doc?99912</a>






ROHS COMPLIANT HALOGEN FREE

### PowerPAK® SO-8L Asymmetric





N-Channel 1 MOSFET

N-Channel 2 MOSFET

ORDERING INFORMATION	
Package	PowerPAK SO-8L Dual Asymmetric
Lead (Pb)-free and Halogen-free	SQJ942EP-T1-GE3

ABSOLUTE MAXIMUM RATINGS (TC	= 25 °C, unless	otherwise r	oted)			
PARAMETER		SYMBOL	N-CHANNEL 1	N-CHANNEL 2	UNIT	
Drain-Source Voltage		V <sub>DS</sub>	40	40	V	
Gate-Source Voltage		$V_{GS}$	±	20	V	
Continuous Drain Current <sup>a</sup>	T <sub>C</sub> = 25 °C	1	15	45		
Continuous Drain Current-	T <sub>C</sub> = 125 °C	Ι <sub>D</sub>	15	32		
Continuous Source Current (Diode Conduction) <sup>a</sup>		Is	15	44	Α	
Pulsed Drain Current <sup>b</sup>		I <sub>DM</sub>	60	180		
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	19	27		
Single Pulse Avalanche Energy	L = 0.1 MH	E <sub>AS</sub>	18.5	36.5	mJ	
Maximum Dawar Dissinationh	T <sub>C</sub> = 25 °C	Б	17	48	W	
Maximum Power Dissipation <sup>b</sup>	T <sub>C</sub> = 125 °C	P <sub>D</sub>	6	16	VV	
Operating Junction and Storage Temperature Range	е	T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 175		°C	
Soldering Recommendations (Peak Temperature)e, f			260		30	

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	N-CHANNEL 1	N-CHANNEL 2	UNIT
Junction-to-Ambient	PCB Mount <sup>c</sup>	$R_{thJA}$	75	70	°C/W
Junction-to-Case (Drain)		$R_{thJC}$	9	3.1	C/ VV

#### Notes

- a. Package limited.
- b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- c. When mounted on 1" square PCB (FR4 material).
- d. Parametric verification ongoing.
- e. See solder profile (<a href="www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PowerPAK SO-8L is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- f. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.



# Vishay Siliconix

<b>SPECIFICATIONS</b> (T <sub>C</sub> = 25	1	otnerwise no	tea)			1			
PARAMETER	SYMBOL		TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static									
Drain-Source Breakdown Voltage	$V_{DS}$	V <sub>GS</sub> =	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40	-	-		
Drain Godies Broakdown Vellage	• 05	V <sub>GS</sub> =	= 0 V, I <sub>D</sub> = 250 μA	N-Ch 2	40	-	-	V	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	N-Ch 1	1.3	1.8	2.3			
date course imposible voltage	▼GS(tn)	V <sub>DS</sub> =	· V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch 2	1.3	1.8	2.3		
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}. V_{GS} = \pm 20 \text{ V}$		N-Ch 1	-	-	± 100	nA	
auto couros Esarrago	1035			N-Ch 2	-	-	± 100		
		$V_{GS} = 0 V$	V <sub>DS</sub> 40 V	N-Ch 1	-	-	1		
		$V_{GS} = 0 V$	V <sub>DS</sub> = - 40 V	N-Ch 2	-	-	1		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	$V_{DS} = 40 \text{ V}, T_{J} = 125 ^{\circ}\text{C}$	N-Ch 1	-	-	50	μΑ	
Zero date voltage Brain odnem	טאטי	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125 °C	N-Ch 2	-	-	50	μA	
		$V_{GS} = 0 V$	$V_{DS} = 40 \text{ V}, T_{J} = 175 ^{\circ}\text{C}$	N-Ch 1	-	-	150	1	
		$V_{GS} = 0 V$	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 175 °C	N-Ch 2	-	-	150		
On State Drain Currenta	1	V <sub>GS</sub> = 10 V	$V_{DS} \ge 5 V$	N-Ch 1	30	-	-	A	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V	$V_{DS} \ge 5 \text{ V}$	N-Ch 2	30	-	-		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 7.8 A	N-Ch 1	-	0.018	0.022	1 32 7 88 20	
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10.1 A	N-Ch 2	-	0.009	0.011		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 7.8 A, T <sub>J</sub> = 125 °C	N-Ch 1	1	-	0.032		
Datis Os associate Basistans 2		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10.1 A, T <sub>J</sub> = 125 °C	N-Ch 2	-	-	0.017		
Drain-Source On-State Resistance <sup>a</sup>		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 7.8 A, T <sub>J</sub> = 175 °C	N-Ch 1	-	-	0.038		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10.1 A, T <sub>J</sub> = 175 °C	N-Ch 2	-	-	0.020		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 7.1 A	N-Ch 1	-	0.022	0.026		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 9.3 A	N-Ch 2	-	0.011	0.013	•	
For any Transport of the second		V <sub>DS</sub> :	= 15 V, I <sub>D</sub> = 7.8 A	N-Ch 1	-	46	-	_	
Forward Transconductance <sup>b</sup>	9 <sub>fs</sub>	V <sub>DS</sub> =	= 15 V, I <sub>D</sub> = 10.1 A	N-Ch 2	-	73	-	S	
Dynamic <sup>b</sup>	l								
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 1	-	647	809		
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 2	-	1161	1451		
	_	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 1	-	105	131	1 _	
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 2	-	178	222	pF	
	_	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 1	-	42	53	1	
Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 2	-	68	85	1	
	_	V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 16 A	N-Ch 1	-	13.1	19.7		
Total Gate Charge <sup>c</sup>	Qg	V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 6 A	N-Ch 2	-	22.5	33.8	1	
	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 16 A	N-Ch 1	-	2.12	-	nC	
Gate-Source Charge <sup>c</sup>		V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 6 A	N-Ch 2	-	3.35	-	1	
	_	V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 16 A	N-Ch 1		1.84	-	1	
Gate-Drain Charge <sup>c</sup>	$Q_{gd}$	V <sub>GS</sub> = 10 V	$V_{DS} = 20 \text{ V}, I_{D} = 6 \text{ A}$	N-Ch 2	-	3.14	-	1	
				N-Ch 1	1.5	3.02	5		
Gate Resistance	$R_g$		f = 1 MHz	N-Ch 2	2.05	4.11	7	Ω	
				5 2		1	l '		

#### Notes

- a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.



# Vishay Siliconix


SPECIFICATIONS (T <sub>C</sub> = 2	25 °C, unless o	otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Turn-On Delay Time <sup>c</sup>	+	$\begin{aligned} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega \\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{aligned}$	N-Ch 1	-	33	50		
rum-on belay filme-	t <sub>d(on)</sub>	$\begin{aligned} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{aligned}$	N-Ch 2	- 40 60				
Rise Time <sup>c</sup>	+	$\begin{split} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{split}$	N-Ch 1	-	25	38		
nise filfiles	t <sub>r</sub>	$\begin{aligned} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{aligned}$	N-Ch 2	-	31	46		
Turn-Off Delay Time <sup>c</sup>		$\begin{aligned} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{aligned}$	N-Ch 1	-	29	43	ns	
	t <sub>d(off)</sub>	$\begin{aligned} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega \\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{aligned}$	N-Ch 2	-	52	78		
Fall Time <sup>c</sup>	+.	$\begin{aligned} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega \\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{aligned}$	N-Ch 1	-	12	18		
Fall Time°	t <sub>f</sub>	$\begin{aligned} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega \\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{aligned}$	N-Ch 2	-	16	24		
Source-Drain Diode Ratings and	d Characteristics	<sub>S</sub> b						
Pulsed Current <sup>a</sup>	la		N-Ch 1	-	-	60	Α	
i digod Odifetit	I <sub>SM</sub>		N-Ch 2	-	-	180		
Forward Voltage	Voc	I <sub>S</sub> = 5.2 A N-Ch 1 -		0.8	1.2	V		
i oi wai a voitage	V <sub>SD</sub>	I <sub>S</sub> = 6.8 A	N-Ch 2	-	0.8	1.2	v	

#### Notes


- a. Pulse test; pulse width  $\leq 300~\mu s,~duty~cycle \leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.












Transfer Characteristics







**Transfer Characteristics** 




Transconductance









### **Gate Charge**




### **Source Drain Diode Forward Voltage**






On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Drain Source Breakdown vs. Junction Temperature






Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


#### Note


- The characteristics shown in the two graphs
  - Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)


can widely vary depending on actual application parameters and operating conditions.


- Normalized Transient Thermal Impedance Junction-to-Case (25 °C) are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities

























### **Gate Charge**




### **Source Drain Diode Forward Voltage**




**Threshold Voltage** 



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Drain Source Breakdown vs. Junction Temperature






Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient





### Normalized Thermal Transient Impedance, Junction-to-Case

#### Note


- The characteristics shown in the two graphs
  - Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
- Normalized Transient Thermal Impedance Junction-to-Case (25 °C) are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part

pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?62669">www.vishay.com/ppg?62669</a>.



# PowerPAK® SO-8L Assymetric Case Outline



DIM.		MILLIMETERS		INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	1.00	1.07	1.14	0.039	0.042	0.045	
A1	0.00	0.06	0.13	0.000	0.003	0.005	
b	0.33	0.41	0.48	0.013	0.016	0.019	
b1	0.44	0.51	0.58	0.017	0.020	0.023	
b2	4.80	4.90	5.00	0.189	0.193	0.197	
b3	0.04	0.12	0.20	0.002	0.005	0.008	
С	0.20	0.25	0.30	0.008	0.010	0.012	
D	5.00	5.13	5.25	0.197	0.202	0.207	
D1	4.80	4.90	5.00	0.189	0.193	0.197	
D2	3.63	3.73	3.83	0.143	0.147	0.151	
D3	0.81	0.91	1.01	0.032	0.036	0.040	
D4	1.98	2.08	2.18	0.078	0.082	0.086	
D5	1.47	1.57	1.67	0.058	0.062	0.066	
е	1.20	1.27	1.34	0.047	0.050	0.053	
Е	6.05	6.15	6.25	0.238	0.242	0.246	
E1	4.27	4.37	4.47	0.168	0.172	0.176	
E2	2.75	2.85	2.95	0.108	0.112	0.116	
E3	1.89	1.99	2.09	0.074	0.078	0.082	
F	0.05	0.12	0.19	0.002	0.005	0.007	
L	0.62	0.72	0.82	0.024	0.028	0.032	
L1	0.92	1.07	1.22	0.036	0.042	0.048	
K	0.41	0.51	0.61	0.016	0.020	0.024	
K1	0.64	0.74	0.84	0.025	0.029	0.033	
K2	0.54	0.64	0.74	0.021	0.025	0.029	
W	0.13	0.23	0.33	0.005	0.009	0.013	
W1	0.31	0.41	0.51	0.012	0.016	0.020	
W2	2.72	2.82	2.92	0.107	0.111	0.115	
W3	2.86	2.96	3.06	0.113	0.117	0.120	
W4	0.41	0.51	0.61	0.016	0.020	0.024	
θ	5°	10°	12°	5°	10°	12°	


DWG: 6009

#### Note


• Millimeters will govern




# PowerPAK® SO-8L Case Outline 2



**TOPSIDE VIEW** 





BACKSIDE VIEW(DUAL)



Vishay Siliconix

DIM		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	MIN. NOM.		
Α	1.00	1.07	1.14	0.039	0.042	0.045	
A1	0.00	-	0.127	0.00	-	0.005	
b	0.33	0.41	0.48	0.013	0.016	0.019	
b1	0.44	0.51	0.58	0.017	0.020	0.023	
b2	4.80	4.90	5.00	0.189	0.193	0.197	
b3		0.094			0.004		
b4		0.47			0.019		
С	0.20	0.25	0.30	0.008	0.010	0.012	
D	5.00	5.13	5.25	0.197	0.202	0.207	
D1	4.80	4.90	5.00	0.189	0.193	0.197	
D2	3.86	3.96	4.06	0.152	0.156	0.160	
D3	1.63	1.73	1.83	0.064	0.068	0.072	
е		1.27 BSC			0.050 BSC		
E	6.05	6.15	6.25	0.238	0.242	0.246	
E1	4.27	4.37	4.47	0.168	0.172	0.176	
E2	2.75	2.85	2.95	0.108	0.112	0.116	
F	-	-	0.15	-	-	0.006	
L	0.62	0.72	0.82	0.024	0.028	0.032	
L1	0.92	1.07	1.22	0.036	0.042	0.048	
K		0.51			0.020		
W		0.23			0.009		
W1		0.41			0.016		
W2		2.82			0.111		
W3		2.96			0.117		
q	0°	-	10°	0°	-	10°	

ECN: S19-0643-Rev. B, 05-Aug-2019


DWG: 6044

### Note

• Millimeters will gover

Vishay Siliconix


### RECOMMENDED MINIMUM PAD FOR PowerPAK® SO-8L DUAL



Recommended Minimum Pads Dimensions in mm (inches) Keep-out 6.75 (0.266) x 7.75 (0.305)



### RECOMMENDED MINIMUM PADs FOR PowerPAK® SO-8L DUAL ASYMMETRIC



Recommended Minimum Pads Dimensions in mm [inches]



Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)