

# 50 A VRPower<sup>®</sup> Integrated Power Stage

### DESCRIPTION

The SiC632 and SiC632A are integrated power stage solutions optimized for synchronous buck applications to offer high current, high efficiency, and high power density performance. Packaged in Vishay's proprietary 5 mm x 5 mm MLP package, SiC632 and SiC632A enables voltage regulator designs to deliver up to 50 A continuous current per phase.

The internal power MOSFETs utilizes Vishav's state-of-the-art Gen IV TrenchFET® technology that delivers industry benchmark performance to significantly reduce switching and conduction losses.

The SiC632 and SiC632A incorporate an advanced MOSFET gate driver IC that features high current driving capability, adaptive dead-time control, an integrated bootstrap Schottky diode, a thermal warning (THWn) that alerts the system of excessive junction temperature, and zero current detection to improve light load efficiency. The drivers are also compatible with a wide range of PWM controllers and supports tri-state PWM, 3.3 V (SiC632A), 5 V (SiC632) PWM logic.

### **FEATURES**

- Thermally enhanced PowerPAK<sup>®</sup> MLP55-31L package
- · Vishay's Gen IV MOSFET technology and a low side MOSFET with integrated Schottky diode
- Delivers up to 50 A continuous current
- High efficiency performance
- High frequency operation up to 1.5 MHz
- Power MOSFETs optimized for 19 V input stage
- 3.3 V (SiC632A), 5 V (SiC632) PWM logic with tri-state and hold-off
- Zero current detect control for light load efficiency improvement
- Low PWM propagation delay (< 20 ns)</li>
- Faster disable
- Thermal monitor flag
- Under voltage lockout for V<sub>CIN</sub>
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

### **APPLICATIONS**

- Multi-phase VRDs for computing, graphics card and memory
- Intel IMVP-8 VRPower delivery
  - V<sub>CORE</sub>, V<sub>GRAPHICS</sub>, V<sub>SYSTEM AGENT</sub> Skylake, Kabylake platforms
  - V<sub>CCGI</sub> for Apollo Lake platforms
- Up to 24 V rail input DC/DC VR modules





Fig. 1 - SiC632 and SiC632A Typical Application Diagram

### TYPICAL APPLICATION DIAGRAM



COMPLIANT HALOGEN FREE




PIN CONFIG	URATION	
PIN NUMBER	NAME	FUNCTION
1	PWM	PWM input logic
2	ZCD_EN#	ZCD control. Active low
3	V <sub>CIN</sub>	Supply voltage for internal logic circuitry
4, 32	C <sub>GND</sub>	Signal ground
5	BOOT	High side driver bootstrap voltage
6	N.C.	Not connected internally, can be left floating or connected to ground
7	PHASE	Return path of high side gate driver
8 to 11, 34	V <sub>IN</sub>	Power stage input voltage. Drain of high side MOSFET
12 to 15, 28, 35	P <sub>GND</sub>	Power ground
16 to 26	V <sub>SWH</sub>	Phase node of the power stage
27, 33	GL	Low side MOSFET gate signal
29	V <sub>DRV</sub>	Supply voltage for internal gate driver
30	THWn	Thermal warning open drain output
31	DSBL#	Disable pin. Active low

ORDERING INFORMATION					
PART NUMBER	PACKAGE	MARKING CODE	OPTION		
SiC632CD-T1-GE3	PowerPAK MLP55-31L	SiC632	5 V PWM optimized		
SiC632ACD-T1-GE3	PowerPAK MLP55-31L	SiC632A	3.3 V PWM optimized		
SiC632DB / SiC632ADB		Reference board			



### PART MARKING INFORMATION



- = Pin 1 Indicator
- P/N = Part Number Code
- 🖪 🛛 = Siliconix Logo
- $\triangle$  = ESD Symbol
- F = Assembly Factory Code

SiC632, SiC632A

**Vishay Siliconix** 

- Y = Year Code
- WW = Week Code
  - LL = Lot Code

<b>ABSOLUTE MAXIMUM RATIN</b>	GS			
ELECTRICAL PARAMETER	CONDITIONS	LIMIT	UNIT	
Input voltage	V <sub>IN</sub>	-0.3 to +28		
Control logic supply voltage	V <sub>CIN</sub>	-0.3 to +7		
Drive supply voltage	V <sub>DRV</sub>	-0.3 to +7		
Switch node (DC voltage)	N/	-0.3 to +28		
Switch node (AC voltage) <sup>(1)</sup>	V <sub>SWH</sub>	-7 to +33		
BOOT voltage (DC voltage)	N/	35	V	
BOOT voltage (AC voltage) (2)	V <sub>BOOT</sub>	40		
BOOT to PHASE (DC voltage)		-0.3 to +7		
BOOT to PHASE (AC voltage) (3)	VBOOT-PHASE	-0.3 to +8		
All logic inputs and outputs (PWM, DSBL#, and THWn)		-0.3 to V <sub>CIN</sub> + 0.3		
Max. operating junction temperature	TJ	150		
Ambient temperature	T <sub>A</sub>	-40 to +125	°C	
Storage temperature	T <sub>stg</sub>	-65 to +150		
Electroptotic discharge protection	Human body model, JESD22-A114	3000	v	
Electrostatic discharge protection	Charged device model, JESD22-C101	1000	v	

Notes

• Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

<sup>(1)</sup> The specification values indicated "AC" is V<sub>SWH</sub> to P<sub>GND</sub> -8 V (< 20 ns, 10  $\mu$ J), min. and 33 V (< 50 ns), max.

<sup>(2)</sup> The specification value indicates "AC voltage" is  $V_{BOOT}$  to  $P_{GND}$ , 40 V (< 50 ns) max.

<sup>(3)</sup> The specification value indicates "AC voltage" is V<sub>BOOT</sub> to V<sub>PHASE</sub>, 8 V (< 20 ns) max.

RECOMMENDED OPERATING RANGE							
ELECTRICAL PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNIT			
Input voltage (V <sub>IN</sub> )	4.5	-	24				
Drive supply voltage (V <sub>DRV</sub> )	4.5	5	5.5	V			
Control logic supply voltage (V <sub>CIN</sub> )	4.5	5	5.5	v			
BOOT to PHASE (V <sub>BOOT-PHASE</sub> , DC voltage)	4	4.5	5.5				
Thermal resistance from junction to ambient	-	10.6	-	°C/W			
Thermal resistance from junction to case	-	1.6	-	0/10			

S20-0486-Rev. E, 29-Jun-2020

SHAY. www.vishay.com

SiC632, SiC632A

Vishay Siliconix

PARAMETERSYMBOLTEST CONDITIONIUTITIONIUTITIONNAX.POWER SUPPLY-No.	ELECTRICAL SPECIFICAT (DSBL# = ZCD_EN# = 5 V, V <sub>I</sub>		<sub>RV</sub> and V <sub>CIN</sub> = 5 V, T <sub>A</sub> = 25 °C)					
POWER SUPPLY         With the second se	DADAMETED	CYMPOL	TEST CONDITION		LIMITS			
Control logic supply current         V <sub>DSL</sub> V <sub>DSLL</sub> = 0 V, no switching, V <sub>PWM</sub> = FLOAT         -         10         -         μA           Drive supply current         V <sub>DSL</sub> = 5 V, no switching, V <sub>PWM</sub> = FLOAT         -         300         -         μA           Drive supply current         V <sub>DSL</sub> = 5 V, no switching, V <sub>PWM</sub> = FLOAT         -         300         -         μA           Drive supply current         V <sub>DSL</sub> = 5 V, no switching         -         15         -         μA           BOOTSTRAP SUPPLY         V <sub>DSL</sub> = 5 V, no switching         -         55         -         μA           Bootstrap diode forward voltage         V <sub>F</sub> I <sub>F</sub> = 2 mA         0.4         V           PWM CONTROL INPUT (SiC632)         Tri-state rising threshold         V <sub>TRI</sub> PM, R         -         3.3         3.6           Tri-state rising threshold         V <sub>TRI</sub> PM, R         V <sub>PMM</sub> = FLOAT         -         2.23         -           Tri-state rising threshold         V <sub>TRI</sub> PM, R         V <sub>PMM</sub> = FLOAT         -         2.3         -         W           Tri-state rising threshold         V <sub>TRI</sub> PM, R         V <sub>PMM</sub> = FLOAT         -         3.3.3         3.6           Tri-state rising threshold         V <sub>TRI</sub> Tri, R         V <sub>PMM</sub> = S         -	PARAMETER	STINBUL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	POWER SUPPLY							
$ \begin{array}{ c c c c c c } \hline V_{DSBL#} = 5 V, f_S = 300 kHz, D = 0.1 & . & 625 & . & & & & & & & & & & & & & & & & & $			$V_{DSBL\#} = 0 V$ , no switching, $V_{PWM} = FLOAT$	-	10	-	μA	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Control logic supply current	I <sub>VCIN</sub>	$V_{DSBL\#} = 5 V$ , no switching, $V_{PWM} = FLOAT$	-	300	-		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			$V_{DSBL\#} = 5 V, f_S = 300 \text{ kHz}, D = 0.1$	-	525	-		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			f <sub>S</sub> = 300 kHz, D = 0.1	-	10	15		
$\begin{tabular}{ c c c c c c c } \hline $V_{DSBL} = 0 V, no switching & - & 15 & - & \mu^{A} \\ \hline $V_{DSBL} = 5 V, no switching & - & 55 & - & \mu^{A} \\ \hline $V_{DSBL} = 5 V, no switching & - & 55 & - & \mu^{A} \\ \hline $Bootstrap diode forward voltage & V_F & I_F = 2 mA & & & 0.4 & V \\ \hline $PWM CONTROL INPUT (Sic632) \\ \hline $Rising threshold & V_{TH, PWM,R} & & & 3.4 & 3.8 & 4.2 \\ \hline $Falling threshold & V_{TH, PWM,R} & & & & 0.9 & 1.1 \\ \hline $Tri-state voltage & V_{TH} & V_{PWM} = FLOAT & - & 2.3 & - & & V \\ \hline $Tri-state falling threshold & V_{TR, I-F,F} & & & 0.9 & 1.15 & 1.38 \\ \hline $Tri-state falling threshold & V_{TR, I-F,F} & & & & 3 & 3.3 & 3.6 \\ \hline $Tri-state falling threshold & V_{TR, I-F,F} & & & & & & & & & & & & & & & & & & &$	Drive supply surrent	1	f <sub>S</sub> = 1 MHz, D = 0.1	-	35	-	ШA	
No switching         -         <	Drive supply current	VDRV	$V_{DSBL\#} = 0 V$ , no switching	-	15	-		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			$V_{DSBL\#} = 5 V$ , no switching	-	55	-	μΑ	
PWM CONTROL INPUT (SIC632)         Vin. PWM.R         3.4         3.4         3.8         4.2           Faling threshold         Vin. PWM.F         0.72         0.9         1.1           Tri-state voltage         VTRI         VPWM eFLOAT         -         2.3         -           Tri-state voltage         VTRI         VPWM eFLOAT         -         2.3         -           Tri-state voltage         VTRI         VPWM eFLOAT         -         2.25         -         mV           Tri-state voltage         VTRI_TH_F         3         3.3         3.6         -         -         2.25         -         mV           Tri-state falling threshold hysteresis         VHS_TRLR         -         2.25         -         mV           PWM onput current         Ipwm         VPWM = 5 V         -         -         350         µA           PMM CONTROL INPUT (SIC632A)         VTRL_PMM_F         0.72         0.9         1.11         Tri-state rising threshold         VTRL_PMM_F         0.72         0.9         1.11           Tri-state rising threshold         VTRL_PMM_F         0.72         0.9         1.11         Tri-state rising threshold hysteresis         VTRL_PM_F         0.72         0.9         1.11	BOOTSTRAP SUPPLY			•		•		
Rising threshold         V <sub>TL,PWM,R</sub> 3.4         3.8         4.2           Falling threshold         V <sub>TL,PWM,R</sub> 0.72         0.9         1.1           Tri-state voltage         V <sub>TR1</sub> VPWM = FLOAT         -         2.3         -           Tri-state rising threshold         V <sub>TR1,TH,R</sub> 0.9         1.15         1.38         3.3         3.6           Tri-state rising threshold hysteresis         V <sub>HYS,TR1,R</sub> -         225         -         mV           PWM input current         IpwM         VPVM = 5 V         -         -         350         µA           PWM ontROL INPUT (SiC632A)         IpwM         VPVM = 5 V         -         -         350         µA           PWM contROL INPUT (SiC632A)         VTR1, PVM,R          0.72         0.9         1.11           Tri-state rising threshold         V <sub>TR1, PMM,R</sub> 0.72         0.9         1.11           Tri-state rising threshold         V <sub>TR1,TH,F</sub> 0.72         0.9         1.11         V           Tri-state falling threshold         V <sub>TR1,TH,F</sub> 0.72         0.9         1.11         V           Tri-state falling threshold         V <sub>TR1,TH,F</sub> 0.72         0.9<	Bootstrap diode forward voltage	VF	$I_F = 2 \text{ mA}$			0.4	V	
Falling threshold         VTH_LPWM,F         0.72         0.9         1.1           Tri-state voltage         VTRI         VPWM = FLOAT         -         2.3         -           Tri-state rising threshold         VTRI, TH, R         0.9         1.15         1.38           Tri-state failing threshold         VTRI, TH, R         0.9         1.15         1.38           Tri-state failing threshold hysteresis         VHNS, TRI, R         -         225         -           Tri-state failing threshold hysteresis         VHNS, TRI, R         -         325         -           PWM input current         IPWM         VHNS, TRI, R         -         -         350           PWM CONTROL INPUT (SiC632A)         VTH, PWM, R         VPWM = 0 V         -         -         350           PWM CONTROL INPUT (SiC632A)         VTRI, TH, R         0.72         0.9         1.11            Tri-state Voltage         VTRI, TH, R         VPWM = 0 V         -         1.8         -           Tri-state rising threshold         VTRI, TH, R         VPWM = 3.3 V         -         2.20         -           Tri-state failing threshold         VTRI, TH, R         VPWM = 0 V         -         -         225         -	PWM CONTROL INPUT (SiC632)			•		•		
Falling threshold         VTH. PWM. F         0.72         0.9         1.1           Tri-state voltage         VTRI         VPWM = FLOAT         -         2.3         -           Tri-state rising threshold         VTRI_TH_R         0.9         1.15         1.38           Tri-state falling threshold         VTRI_TH_R         0.9         1.15         1.38           Tri-state falling threshold         VTRI_TH_R         -         225         -           Tri-state falling threshold hysteresis         VHYS_TRLR         -         33         3.6           PWM input current         IpWM         V         -         325         -         -           Rising threshold         VTH_PWM_R         VPWM = 5 V         -         -         350         µA           PWM CONTROL INPUT (SiC632A)         -         -         -         350         µA           Tri-state falling threshold         VTH_PWM_R         VPWM = 5 V         -		V <sub>TH_PWM R</sub>		3.4	3.8	4.2		
$ \begin{array}{ c c c c c c } \hline Tri-state rising threshold & V_{TRL_{T}H_{-}F} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold & V_{TRL_{T}H_{-}F} & 3 & 3.3 & 3.6 \\ \hline Tri-state rising threshold hysteresis & V_{HYS_{TRL,R}} & - & 225 & - & mV \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 325 & - & - & 350 \\ \hline PWM input current & PWM input current & V_{PWM_{-}TRI_{-}R} & - & 350 \\ \hline PWM CONTROL INPUT (SiC632A) & V_{TL_{PWM_{-}R}} & 2.3 & 2.45 & 2.7 \\ \hline Falling threshold & V_{TL_{PWM_{-}R}} & 0.72 & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}PWM_{-}R} & 0.72 & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{-}TR_{-}R} & - & 250 & - & mV \\ \hline PWM input current & I_{PWM} & V_{PWM} = 3.3 V & - & - & -225 \\ \hline Tri-state rising threshold hysteresis & V_{HYS_{-}TR_{-}R} & - & 0.9 & - & - & -225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{-}TR_{-}R} & - & 250 & - & mV \\ \hline PWM input current & I_{PWM} & V_{PWM} = 0 V & - & - & - & -225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{-}TR_{-}R} & - & 130 & - & - & - & -225 \\ \hline Tri-state for GH-(LTGINS & - & - & - & - & - & - & - & - & - & $	Falling threshold			0.72	0.9	1.1		
$ \begin{array}{ c c c c c c } \hline Tri-state rising threshold & V_{TRL_{T}H_{-}F} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold & V_{TRL_{T}H_{-}F} & 3 & 3.3 & 3.6 \\ \hline Tri-state rising threshold hysteresis & V_{HYS_{TRL,R}} & - & 225 & - & mV \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 325 & - & - & 350 \\ \hline PWM input current & PWM input current & V_{PWM_{-}TRI_{-}R} & - & 350 \\ \hline PWM CONTROL INPUT (SiC632A) & V_{TL_{PWM_{-}R}} & 2.3 & 2.45 & 2.7 \\ \hline Falling threshold & V_{TL_{PWM_{-}R}} & 0.72 & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}PWM_{-}R} & 0.72 & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold & V_{TR_{-}TR_{-}R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{-}TR_{-}R} & - & 250 & - & mV \\ \hline PWM input current & I_{PWM} & V_{PWM} = 3.3 V & - & - & -225 \\ \hline Tri-state rising threshold hysteresis & V_{HYS_{-}TR_{-}R} & - & 0.9 & - & - & -225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{-}TR_{-}R} & - & 250 & - & mV \\ \hline PWM input current & I_{PWM} & V_{PWM} = 0 V & - & - & - & -225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{-}TR_{-}R} & - & 130 & - & - & - & -225 \\ \hline Tri-state for GH-(LTGINS & - & - & - & - & - & - & - & - & - & $	Tri-state voltage		V <sub>PWM</sub> = FLOAT	-	2.3	-	v	
Tri-state failing threshold         V <sub>HL,TH,F</sub> 3         3.3         3.6           Tri-state failing threshold hysteresis         V <sub>HYS,TRL,R</sub> -         225         -         mV           Tri-state failing threshold hysteresis         V <sub>HYS,TRL,R</sub> -         325         -         mV           PWM input current         I         PWM         -         -         350         µA           PWM control input current         I         PWM         -         -         -         350         µA           PWM control input current         I         I         - </td <td>Tri-state rising threshold</td> <td></td> <td></td> <td>0.9</td> <td>1.15</td> <td>1.38</td> <td></td>	Tri-state rising threshold			0.9	1.15	1.38		
$ \begin{array}{c c c c c c c c c } \hline Tri-state rising threshold hysteresis $V_{HYS_TRLR}$ & - & 225 & - & & mV \\ \hline Tri-state falling threshold hysteresis $V_{HYS_TRLF}$ & - & 325 & - & & mV \\ \hline PWM input current $I_{PWM}$ & V_{PWM} = 5 V & - & - & 325 & - & & \muA \\ \hline PWM CONTROL INPUT (SiC632A) & V_{PWM} = 0 V & - & - & - & -350 \\ \hline PWM CONTROL INPUT (SiC632A) & V_{TH_PWM_R}$ & - & 0.72 & 0.9 & 1.1 \\ \hline Tri-state falling threshold $V_{TH_PWM_R}$ & 0.72 & 0.9 & 1.1 \\ \hline Tri-state fold $V_{TH_PWM_R}$ & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold $V_{TRI_TH_R}$ & 0.9 & 1.15 & 1.38 \\ \hline Tri-state rising threshold $V_{TRI_TH_R}$ & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold $V_{TRI_TH_R}$ & - & 250 & - & & mV \\ \hline Tri-state falling threshold $V_{HYS_TRLR}$ & - & 250 & - & & mV \\ \hline Tri-state falling threshold $V_{HYS_TRLR}$ & - & 250 & - & & mV \\ \hline Tri-state falling threshold $V_{HYS_TRLR}$ & - & 250 & - & & mV \\ \hline Tri-state falling threshold hysteresis $V_{HYS_TRLR}$ & - & 250 & - & & mV \\ \hline Tri-state falling threshold hysteresis $V_{HYS_TRLR}$ & - & 225 & & \muA \\ \hline Tri-state falling threshold hysteresis $V_{HYS_TRLR}$ & - & - & 225 \\ \hline Tri-state hold-off time $t_{TSHO}$ & - & - & -225 \\ \hline Tri-state hold-off time $t_{TSHO}$ & & - & - & 225 \\ \hline Tri-state hold-off time $t_{TSHO}$ & & - & - & 225 \\ \hline Tri-state hold-off time $t_{TSHO}$ & & & - & - & 225 \\ \hline CH_{-} turn on propagation delay $t_{PD_OR_GH}$ & & & & & & & & & & & & & & & & & & &$	Tri-state falling threshold			3	3.3	3.6		
$ \begin{array}{ c c c c c } \hline Tri-state failing threshold hysteresis } V_{HYS_TRLF} & & - & 325 & - & mV \\ \hline PWM input current & I_{PWM} & V_{PWM} = 5 V & - & - & 350 \\ \hline PWM CONTROL INPUT (SiC632A) & & & & & & & & & & & & & & & & & & &$	Tri-state rising threshold hysteresis			-	225	-		
$\begin{array}{ c c c c c } \hline PWM input current & I_{PWM} & V_{PWM} = 5 V & - & - & 350 \\ \hline PWM CONTROL INPUT (SiC632A) & & & & & & & & & & & \\ \hline PWM CONTROL INPUT (SiC632A) & & & & & & & & & & & & & & & & & & &$				-	325	-	mV	
PWM input current         Ipwin         Vpwin = 0 V         -         -                                       Falling threshold         V         Tri-state         V          Tri-state         V         V         V         V          Tri-state         V         V         V         V         Tri-state         V         Tri-state         V         Tri-state         V         Tri-state         V         Tri-state         Tri-state         Tri-state         No         No         State         Tri-state         Tri-state         State         Tri-state         Tri-state         Tri-state         Tri-state         Tri-state         Tri-state         Tri-state         State         Tri-state         Tri-sta	, , , , , , , , , , , , , , , , , , ,		V <sub>PWM</sub> = 5 V	-	-	350		
PWM CONTROL INPUT (SiC632A)           Rising threshold         V <sub>TH_PWM_R</sub> Falling threshold         V <sub>TH_PWM_F</sub> Gling threshold         V <sub>TH_PWM_F</sub> Tri-state Voltage         V <sub>TRI</sub> V         V <sub>TRI</sub> V         V <sub>TRI</sub> Tri-state voltage         V <sub>TRI</sub> V         V <sub>TRI</sub> Tri-state voltage         V <sub>TRI</sub> Tri-state voltage         V <sub>HYS</sub> Tri-state voltage         V <sub>HYS</sub> VHS         V <sub>HS</sub> Tri-state voltage         -           PWM input current         IpwM           VpWM = 0 V         -           Tri-state voltAGL         -           Tri-state voltAGL         tpp_O_TRI_R           Tri-state voltAGL         tpp_O_OFF_GH           Tri-state voltAGL         tpp_O_N_GH           GL - turn off propagation delay         tpp_O_OFF_GL           GL - turn off prop	PWM input current	PWM			-	-350	μA	
$ \begin{array}{ c c c c c } \hline Falling threshold & V_{TH_{L}PWM_{F}} & 0.72 & 0.9 & 1.1 \\ \hline Tri-state Voltage & V_{TRI} & V_{PWM} = FLOAT & - & 1.8 & - \\ \hline Tri-state rising threshold & V_{TRL_{TH,R}} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold & V_{TRL_{TH,F}} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 250 & - \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 300 & - \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 300 & - \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 300 & - \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state fold-GH/GL rising \\ propagation delay & t_{PD_{-}TRL,R} & - & 130 & - \\ \hline GH - turn off propagation delay & t_{PD_{-}OFF_{-}GH} \\ GL - turn off propagation delay & t_{PD_{-}OFF_{-}GL} \\ GL - turn off propagation delay & t_{PD_{-}OFF_{-}GL} \\ GL - turn off propagation delay & t_{PD_{-}OFF_{-}GL} \\ GL - turn off propagation delay & t_{PD_{-}OR_{-}GL \\ \hline DSBL# Lo to GH/GL falling & t_{PD_{-}DSBL#_{-}F \\ \hline DSBL# Lo to GH/GL falling & t_{PD_{-}DSBL#_{-}F \\ \hline Fig. 5 & - & 15 & - \\ \hline \end{array}$	PWM CONTROL INPUT (SiC632A)							
$ \begin{array}{ c c c c c } \hline Falling threshold & V_{TH_{L}PWM_{F}} & 0.72 & 0.9 & 1.1 \\ \hline Tri-state Voltage & V_{TRI} & V_{PWM} = FLOAT & - & 1.8 & - \\ \hline Tri-state rising threshold & V_{TRL_{TH,R}} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold & V_{TRL_{TH,F}} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 250 & - \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 300 & - \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 300 & - \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 300 & - \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_{TRL,R}} & - & - & 225 \\ \hline Tri-state fold-GH/GL rising \\ propagation delay & t_{PD_{-}TRL,R} & - & 130 & - \\ \hline GH - turn off propagation delay & t_{PD_{-}OFF_{-}GH} \\ GL - turn off propagation delay & t_{PD_{-}OFF_{-}GL} \\ GL - turn off propagation delay & t_{PD_{-}OFF_{-}GL} \\ GL - turn off propagation delay & t_{PD_{-}OFF_{-}GL} \\ GL - turn off propagation delay & t_{PD_{-}OR_{-}GL \\ \hline DSBL# Lo to GH/GL falling & t_{PD_{-}DSBL#_{-}F \\ \hline DSBL# Lo to GH/GL falling & t_{PD_{-}DSBL#_{-}F \\ \hline Fig. 5 & - & 15 & - \\ \hline \end{array}$	Rising threshold	Vth pwm b		2.3	2.45	2.7		
$ \begin{matrix} \text{Tri-state Voltage} & V_{TRI} & V_{PWM} = FLOAT & - & 1.8 & - & V \\ \hline \text{Tri-state rising threshold} & V_{TRI_TH_R} & 0.9 & 1.15 & 1.38 \\ \hline \text{Tri-state falling threshold} & V_{TRI_TH_R} & 1.95 & 2.2 & 2.45 \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & - & 250 & - & & \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & - & 300 & - & & \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & - & 300 & - & & \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & - & 300 & - & & \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & - & 300 & - & & \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & & & & \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & & & & \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & & & & \\ \hline \text{Tri-state falling threshold hysteresis} & V_{HYS_TRI_R} & & & & \\ \hline \text{Tri-state fold-Off time} & & & & \\ \hline \text{Tri-state hold-off time} & & & & \\ \hline \text{Tri-state hold-off time} & & & & \\ \hline \text{Tri-state hold-off time} & & & & \\ \hline \text{CH - turn off propagation delay} & & & \\ \hline \text{CH - turn off propagation delay} & & & \\ \hline \text{CL - turn off propagation delay} & & & \\ \hline \text{CL - turn off propagation delay} & & & \\ \hline \text{CL - turn off propagation delay} & & & \\ \hline \text{CL - turn off propagation delay} & & \\ \hline \text{CD_ON_GL} & & & \\ \hline \text{DSBL# Lo to GH/GL falling} & & & \\ \hline \text{DSBL# Lo to GH/GL falling} & & \\ \hline \text{tpD_DSBL#_F} & & & \\ \hline \text{Fig. 5} & & & \\ \hline \text{Tri-state hold-off} & & & \\ \hline \text{Tri-state falling} & & \\ \hline \text{Tri-state hold-off} & & & \\ \hline \text$	•			0.72	0.9	1.1		
$ \begin{array}{ c c c c c c } \hline Tri-state rising threshold & V_{TRL_TH_R} & 0.9 & 1.15 & 1.38 \\ \hline Tri-state falling threshold hysteresis & V_{HYS_TRL_R} & 1.95 & 2.2 & 2.45 \\ \hline Tri-state rising threshold hysteresis & V_{HYS_TRL_R} & - & 250 & - & & \\ \hline Tri-state falling threshold hysteresis & V_{HYS_TRL_R} & - & 300 & - & & \\ \hline Tri-state falling threshold hysteresis & V_{HYS_TRL_F} & - & 300 & - & & \\ \hline PWM input current & I_{PWM} & V_{PWM} = 0.V & - & - & 225 & \\ \hline Tri-state to GH/GL rising & t_{PD_TRL_R} & V_{PWM} = 0.V & - & - & - & 225 \\ \hline Tri-state hold-off time & t_{TSHO} & & & & \\ \hline GH - turn off propagation delay & t_{PD_OFF_GH} & & & & \\ GH - turn off propagation delay & t_{PD_ON_GH} & & & & \\ \hline GL - turn off propagation delay & t_{PD_ON_GL} & & & & \\ \hline GL - turn off propagation delay & t_{PD_ON_GL} & & & \\ \hline DSBL \# Lo to GH/GL falling & t_{PD_OSBL \#,F} & Fig. 5 & - & 15 & - \\ \hline DSBL \# Lo to GH/GL falling & t_{PD_OSBL \#,F} & Fig. 5 & - & 15 & - \\ \hline \end{array}$	Tri-state Voltage		V <sub>PWM</sub> = FLOAT	-	1.8	-	v	
$\begin{array}{ c c c c c }\hline Tri-state falling threshold & V_{TRL}-F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_$	Tri-state rising threshold			0.9	1.15	1.38		
$\begin{array}{ c c c c c }\hline Tri-state rising threshold hysteresis & V_{HYS_TRLR} & & - & 250 & - & \\ \hline Tri-state falling threshold hysteresis & V_{HYS_TRLF} & & - & 300 & - & \\ \hline Tri-state falling threshold hysteresis & V_{HYS_TRLF} & & & & & \\ \hline PWM input current & & & & \\ \hline PWM input current & & & & \\ \hline PWM & & V_{PWM} = 0 V & - & - & & & \\ \hline PWM & V_{PWM} = 0 V & - & - & & & & \\ \hline Tri-state to GH/GL rising & & \\ \hline Tri-state to GH/GL rising & & \\ \hline Tri-state hold-off time & & t_{TSHO} & & \\ \hline GH - turn off propagation delay & t_{PD_OFF_GH} & & & \\ \hline GH - turn off propagation delay & t_{PD_ON_GH} & & \\ \hline GL - turn off propagation delay & t_{PD_ON_GH} & & \\ \hline GL - turn on propagation delay & t_{PD_ON_GL} & & \\ \hline DSBL \# Lo to GH/GL falling & t_{PD_OSBL\#_F} & Fig. 5 & - & \\ \hline 15 & - & & \\ \hline 10 & - & & $	•			1.95	2.2	2.45		
$\begin{array}{ c c c c c }\hline Tri-state falling threshold hysteresis & V_{HYS\_TRL}F & & & & & & & & & & & & & & & & & & &$	Tri-state rising threshold hysteresis			-	250	-		
$\begin{array}{c c c c c c c } \hline PWM \text{ input current} & V_{PWM} = 3.3 \text{ V} & - & - & 225 \\ \hline V_{PWM} = 0 \text{ V} & - & - & -225 \\ \hline \textbf{TIMING SPECIFICATIONS} \\ \hline \textbf{Tri-state to GH/GL rising} & t_{PD\_TRL\_R} \\ \hline \textbf{Tri-state to GH/GL rising} & t_{PD\_TRL\_R} \\ \hline \textbf{Tri-state hold-off time} & t_{TSHO} \\ \hline \textbf{GH - turn off propagation delay} & t_{PD\_OR\_GH} \\ \hline \textbf{GH - turn on propagation delay} & t_{PD\_ON\_GH} \\ \hline \textbf{GL - turn off propagation delay} & t_{PD\_ON\_GL} \\ \hline \textbf{GL - turn on propagation delay} & t_{PD\_ON\_GL} \\ \hline \textbf{GL - turn on propagation delay} & t_{PD\_ON\_GL} \\ \hline \textbf{DSBL# Lo to GH/GL falling} & t_{PD\_DSBL\#\_F} & Fig. 5 & - & 15 & - \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf{IS } & \textbf{IS } \\ \hline \textbf{IS } & \textbf{IS } & \textbf$				-	300	-	mV	
PWW input currentIPWM $V_{PWM} = 0 V$ $  -225$ $\mu A$ TIMING SPECIFICATIONSTri-state to GH/GL rising propagation delay $t_{PD_TRI_R}$ $ 30$ $  30$ $-$ Tri-state hold-off time $t_{TSHO}$ $t_{TSHO}$ $ 130$ $  130$ $-$ GH - turn off propagation delay $t_{PD_OFF_GH}$ $t_{PD_ON_GH}$ No load, see Fig. 4 $ 10$ $  13$ $-$ GL - turn off propagation delay (dead time falling) $t_{PD_ON_GL}$ $t_{PD_ON_GL}$ $ 10$ $  10$ $-$ DSBL# Lo to GH/GL falling propagation delay $t_{PD_OSBL#_F}$ Fig. 5 $ 15$ $-$			V <sub>PWM</sub> = 3.3 V	-	-	225		
TIMING SPECIFICATIONSTri-state to GH/GL rising propagation delaytpD_TRLR t_TSHOTri-state hold-off timet t_TSHOGH - turn off propagation delay (dead time rising)tpD_OFF_GH tpD_OFF_GLGL - turn off propagation delay (dead time falling)tpD_OFF_GLGL - turn off propagation delay (dead time falling)tpD_OFF_GLDSBL# Lo to GH/GL falling propagation delaytpD_DSBL#_FFig. 5-15OSBL# Lo to GH/GL falling propagation delaytpD_DSBL#_F	PWM input current	IPWM		-	-	-225	μA	
propagation delaytpD_TRLR-30-Tri-state hold-off timet tpD_OFF_GH-130-GH - turn off propagation delay (dead time rising)tpD_OFF_GH-15-GL - turn off propagation delay (dead time falling)tpD_OFF_GL-10-GL - turn on propagation delay (dead time falling)tpD_ON_GL-10-DSBL# Lo to GH/GL falling propagation delaytpD_DSBL#_FFig. 5-15-	TIMING SPECIFICATIONS							
Tri-state hold-off time       t_TSHO         GH - turn off propagation delay       tpD_OFF_GH         GH - turn on propagation delay       tpD_ON_GH         GL - turn off propagation delay       tpD_OFF_GL         GL - turn off propagation delay       tpD_ON_GL         DSBL# Lo to GH/GL falling       tpD_DSBL#_F         Fig. 5       -       15       -		t <sub>PD_TRI_R</sub>		-	30	-		
GH - turn off propagation delay         tpD_OFF_GH           GH - turn on propagation delay (dead time rising)         tpD_ON_GH           GL - turn off propagation delay (dead time falling)         tpD_OFF_GL           GL - turn off propagation delay (dead time falling)         tpD_ON_GL           DSBL# Lo to GH/GL falling propagation delay         tpD_DSBL#_F           Fig. 5         -		tTSHO		-	130	-		
GH - turn on propagation delay (dead time rising)       tpD_ON_GH         GL - turn off propagation delay (dead time falling)       tpD_OFF_GL         GL - turn on propagation delay (dead time falling)       tpD_ON_GL         DSBL# Lo to GH/GL falling propagation delay       tpD_DSBL#_F	GH - turn off propagation delay			-	15	-		
GL - turn off propagation delay     tpD_OFF_GL       GL - turn on propagation delay     tpD_ON_GL       GL - turn on propagation delay     tpD_ON_GL       DSBL# Lo to GH/GL falling     tpD_DSBL#_F       Fig. 5     -	GH - turn on propagation delay		No load, see Fig. 4	-	10	-		
GL - turn on propagation delay (dead time falling)     tpp_on_gL       DSBL# Lo to GH/GL falling propagation delay     tpDSBL#_F   Fig. 5 - 15 -	i i			-	13	-	ns	
DSBL# Lo to GH/GL falling propagation delay tPD_DSBL#_F Fig. 5 - 15 -	GL - turn on propagation delay							
	DSBL# Lo to GH/GL falling	t <sub>PD_DSBL#_F</sub>	Fig. 5	-	15	-		
	PWM minimum on-time	t <sub>PWM_ON_MIN</sub>		30	-	-		

www.vishay.com

SiC632, SiC632A

**Vishay Siliconix** 

PARAMETER	SYMBOL	TEST CONDITION		LIMITS			
PARAMETER	STMDOL	TEST CONDITION	MIN.	TYP.	MAX.		
DSBL# ZCD_EN# INPUT							
DSBL# logic input voltage	V <sub>IH_DSBL#</sub>	Input logic high	2	-	-		
	V <sub>IL_DSBL#</sub>	Input logic low	-	-	0.8	v	
ZCD_EN# logic input voltage	V <sub>IH_ZCD_EN#</sub>	Input logic high	2	-	-	v	
ZCD_EN# logic input voltage	V <sub>IL_ZCD_EN#</sub>	Input logic low	-	-	0.8		
PROTECTION							
Linder veltage lookeut	Maria	V <sub>CIN</sub> rising, on threshold	-	3.7	4.1	V	
Under voltage lockout	V <sub>UVLO</sub>	V <sub>CIN</sub> falling, off threshold	2.7	3.1	-		
Under voltage lockout hysteresis	V <sub>UVLO_HYST</sub>		-	575	-	mV	
THWn flag set <sup>(2)</sup>	T <sub>THWn_SET</sub>		-	160	-		
THWn flag clear <sup>(2)</sup>	T <sub>THWn_CLEAR</sub>		-	135	-	°C	
THWn flag hysteresis <sup>(2)</sup>	T <sub>THWn_HYST</sub>		-	25	-	1	
THWn output low	V <sub>OL THWn</sub>	I <sub>THWn</sub> = 2 mA	-	0.02	-	V	

Notes

<sup>(1)</sup> Typical limits are established by characterization and are not production tested

(2) Guaranteed by design

### **DETAILED OPERATIONAL DESCRIPTION**

### **PWM Input with Tri-State Function**

The PWM input receives the PWM control signal from the VR controller IC. The PWM input is designed to be compatible with standard controllers using two state logic (H and L) and advanced controllers that incorporate tri-state logic (H, L and tri-state) on the PWM output. For two state logic, the PWM input operates as follows. When PWM is driven above V<sub>PWM TH B</sub> the low side is turned off and the high side is turned on. When PWM input is driven below V<sub>PWM TH F</sub> the high side is turned off and the low side is turned on. For tri-state logic, the PWM input operates as previously stated for driving the MOSFETs when PWM is logic high and logic low. However, there is a third state that is entered as the PWM output of tri-state compatible controller enters its high impedance state during shutdown. The high impedance state of the controller's PWM output allows the SiC632 and SiC632A to pull the PWM input into the tri-state region (see definition of PWM logic and tri-state, Fig. 4). If the PWM input stays in this region for the tri-state hold-off period, tTSHO, both high side and low side MOSFETs are turned off. The function allows the VR phase to be disabled without negative output voltage swing caused by inductor ringing and saves a Schottky diode clamp. The PWM and tri-state regions are separated by hysteresis to prevent false triggering. The SiC632A incorporates PWM voltage thresholds that are compatible with 3.3 V logic and the SiC632 thresholds are compatible with 5 V logic.

### Disable (DSBL#)

In the low state, the DSBL# pin shuts down the driver IC and disables both high side and low side MOSFETs. In this state, standby current is minimized. If DSBL# is left unconnected, an internal pull-down resistor will pull the pin to  $C_{\rm GND}$  and shut down the IC.

### Diode Emulation Mode (ZCD\_EN#)

When ZCD\_EN# pin is driven below  $V_{IL_ZCD_EN#}$ . diode emulation mode is enabled. If the PWM signal switches below  $V_{TH_PWM_F}$  then the LS MOSFET is under control of the ZCD (zero crossing detect) comparator. If, after the internal blanking delay, the inductor current becomes less than or = 0 the low side is turned off. Light load efficiency is improved by avoiding discharge of output capacitors. If both high side and low side MOSFETs are required to be turned off, regardless of inductor current, the PWM input should be tri-stated.

### Thermal Shutdown Warning (THWn)

The THWn pin is an open drain signal that flags the presence of excessive junction temperature. Connect with a maximum of 20 k $\Omega$ , to V<sub>CIN</sub>. An internal temperature sensor detects the junction temperature. The temperature threshold is 160 °C. When this junction temperature is exceeded the THWn flag is set. When the junction temperature drops below 135 °C the device will clear the THWn signal. The SiC632 and SiC632A do not stop operation when the flag is set. The decision to shutdown must be made by an external thermal control function.

### Voltage Input (VIN)

This is the power input to the drain of the high side power MOSFET. This pin is connected to the high power intermediate BUS rail.

S20-0486-Rev. E, 29-Jun-2020



### Switch Node (VSWH and PHASE)

The switch node, V<sub>SWH</sub>, is the circuit power stage output. This is the output applied to the power inductor and output filter to deliver the output for the buck converter. The PHASE pin is internally connected to the switch node V<sub>SWH</sub>. This pin is to be used exclusively as the return pin for the BOOT capacitor. A 20 k $\Omega$  resistor is connected between GH (the high side gate) and PHASE to provide a discharge path for the HS MOSFET in the event that V<sub>CIN</sub> goes to zero while V<sub>IN</sub> is still applied.

### Ground Connections (C<sub>GND</sub> and P<sub>GND</sub>)

FUNCTIONAL BLOCK DIAGRAM

 $\mathsf{P}_{\mathsf{GND}}$  (power ground) should be externally connected to  $\mathsf{C}_{\mathsf{GND}}$  (signal ground). The layout of the printed circuit board should be such that the inductance separating  $\mathsf{C}_{\mathsf{GND}}$  and  $\mathsf{P}_{\mathsf{GND}}$  is minimized. Transient differences due to inductance effects between these two pins should not exceed 0.5 V

### Control and Drive Supply Voltage Input (VDRV, VCIN)

 $V_{CIN}$  is the bias supply for the gate drive control IC.  $V_{DRV}$  is the bias supply for the gate drivers. It is recommended to separate these pins through a resistor. This creates a low pass filtering effect to avoid coupling of high frequency gate drive noise into the IC.

### Bootstrap Circuit (BOOT)

The internal bootstrap diode and an external bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An integrated bootstrap diode is incorporated so that only an external capacitor is necessary to complete the bootstrap circuit. Connect a boot strap capacitor with one leg tied to BOOT pin and the other tied to PHASE pin.

### Shoot-Through Protection and Adaptive Dead Time

The SiC632 and SiC632A have an internal adaptive logic to avoid shoot through and optimize dead time. The shoot through protection ensures that both high side and low side MOSFETs are not turned on at the same time. The adaptive dead time control operates as follows. The high side and low side gate voltages are monitored to prevent the MOSFET turning on from tuning on until the other MOSFET's gate voltage is sufficiently low (< 1 V). Built in delays also ensure that one power MOSFET is completely off, before the other can be turned ON. This feature helps to adjust dead time as gate transitions change with respect to output current and temperature.

### Under Voltage Lockout (UVLO)

During the start up cycle, the UVLO disables the gate drive holding high side and low side MOSFET gates low until the supply voltage rail has reached a point at which the logic circuitry can be safely activated. The SiC632, SiC632A also incorporates logic to clamp the gate drive signals to zero when the UVLO falling edge triggers the shutdown of the device. As an added precaution, a 20 k $\Omega$  resistor is connected between GH (the high side gate) and PHASE to provide a discharge path for the HS MOSFET.




Fig. 3 - SiC632 and SiC632A Functional Block Diagram

For technical questions, contact: <u>powerictechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

# SiC632, SiC632A



www.vishay.com

Vishay Siliconix

DEVICE TRUTH T	DEVICE TRUTH TABLE						
DSBL#	ZCD_EN#	PWM	GH	GL			
Open	Х	Х	L	L			
L	Х	Х	L	L			
н	L	L	L	H, $I_L > 0 A$ L, $I_L < 0 A$			
Н	L	Н	Н	L			
Н	L	Tri-state	L	L			
Н	Н	L	L	Н			
Н	Н	Н	Н	L			
Н	Н	Tri-state	L	L			

### **PWM TIMING DIAGRAM**




Fig. 4 - Definition of PWM Logic and Tri-state

### **DSBL# PROPAGATION DELAY**





Fig. 5 - DSBL# Falling Propagation Delay


### **ELECTRICAL CHARACTERISTICS**

www.vishay.com


Test condition:  $V_{IN} = 13 \text{ V}$ , DSBL# =  $V_{DRV} = V_{CIN} = 5 \text{ V}$ , ZCD\_EN# = 5 V,  $V_{OUT} = 1 \text{ V}$ ,  $L_{OUT} = 250 \text{ nH}$  (DCR = 0.32 m $\Omega$ ),  $T_A = 25 \text{ °C}$ , natural convection cooling (All power loss and normalized power loss curves show SiC632 and SiC632A losses only unless otherwise stated)


















Fig. 10 - Power Loss vs. Output Current (V<sub>IN</sub> = 12.6 V)





S20-0486-Rev. E, 29-Jun-2020


8 For technical questions, contact: <u>powerictechsupport@vishay.com</u> Document Number: 62992


# www.vishay.com

### **ELECTRICAL CHARACTERISTICS**
















Fig. 16 - PWM Threshold vs. Driver Supply Voltage (SiC632A)






S20-0486-Rev. E, 29-Jun-2020

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com

# www.vishay.com

### **ELECTRICAL CHARACTERISTICS**



Test condition:  $V_{IN} = 13 \text{ V}$ , DSBL# =  $V_{DRV} = V_{CIN} = 5 \text{ V}$ , ZCD\_EN# = 5 V,  $V_{OUT} = 1 \text{ V}$ ,  $L_{OUT} = 250 \text{ nH}$  (DCR = 0.32 m $\Omega$ ),  $T_A = 25 ^{\circ}$ C,

S20-0486-Rev. E, 29-Jun-2020


Document Number: 62992

For technical questions, contact: <u>powerictechsupport@vishay.com</u>
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFI
Downloaded From Oneyac.com
W.vishay.com/doc?91000




### PCB LAYOUT RECOMMENDATIONS

Step 1: V<sub>IN</sub>/GND Planes and Decoupling




- 1. Layout  $V_{\text{IN}}$  and  $P_{\text{GND}}$  planes as shown above
- 2. Ceramic capacitors should be placed right between  $V_{\text{IN}}$  and  $\mathsf{P}_{\text{GND}}\text{,}$  and very close to the device for best decoupling effect
- 3. Difference values / packages of ceramic capacitors should be used to cover entire decoupling spectrum e.g. 1210, 0805, 0603, and 0402
- 4. Smaller capacitance value, closer to device  $V_{\text{IN}}$  pin(s) better high frequency noise absorbing

### Step 2: V<sub>SWH</sub> Plane




- 1. Connect output inductor to DrMOS with large plane to lower the resistance
- 2. If any snubber network is required, place the components as shown above and the network can be placed at bottom

### Step 3: V<sub>CIN</sub>/V<sub>DRV</sub> Input Filter



- 1. The  $V_{\text{CIN}}/V_{\text{DRV}}$  input filter ceramic cap should be placed very close to IC. It is recommended to connect two caps separately
- 2. C<sub>VCIN</sub> cap should be placed between pin 3 and pin 4 (C<sub>GND</sub> of driver IC) to achieve best noise filtering
- 3.  $C_{\rm VDRV}$  cap should be placed between pin 28 ( ${\rm P_{GND}}$  of driver IC) and pin 29 to provide maximum instantaneous driver current for low side MOSFET during switching cycle
- 4. For connecting C<sub>VCIN</sub> analog ground, it is recommended to use large plane to reduce parasitic inductance

### Step 4: BOOT Resistor and Capacitor Placement




- 1. These components need to be placed very close to IC, right between PHASE (pin 7) and BOOT (pin 5)
- 2. To reduce parasitic inductance, chip size 0402 can be used

S20-0486-Rev. E, 29-Jun-2020

SiC632, SiC632A


### **Vishay Siliconix**

### Step 5: Signal Routing




www.vishay.com

- 1. Route the PWM / ZCD\_EN# / DSBL# / THWn signal traces out of the top left corner next DrMOS pin 1
- 2. PWM signal is very important signal, both signal and return traces need to pay special attention of not letting this trace cross any power nodes on any layer
- 3. It is best to "shield" traces form power switching nodes, e.g.  $V_{SWH}$ , to improve signal integrity
- 4. GL (pin 27) has been connected with GL pad internally and does not need to connect externally



- 1. Thermal relief vias can be added on the  $V_{\text{IN}}$  and  $P_{\text{GND}}$  pads to utilize inner layers for high current and thermal dissipation
- 2. To achieve better thermal performance, additional vias can be put on  $V_{\text{IN}}$  plane and  $P_{\text{GND}}$  plane
- 3.  $V_{\text{SWH}}$  pad is a noise source and not recommended to put vias on this plane
- 4. 8 mil drill for pads and 10 mils drill for plane can be the optional via size. Vias on pad may drain solder during assembly and cause assembly issue. Please consult with the assembly house for guideline

#### Step 7: Ground Connection



- 1. It is recommended to make single connection between  $C_{GND}$  and  $P_{GND}$  and this connection can be done on top layer
- 2. It is recommended to make the whole inner 1 layer (next to top layer) ground plane and separate them into  $C_{GND}$  and  $P_{GND}$  plane
- 3. These ground planes provide shielding between noise source on top layer and signal trace on bottom layer



### Multi-Phases VRPower PCB Layout

Following is an example for 6 phase layout. As can be seen, all the VRPower stages are lined in X-direction compactly with decoupling caps next to them. The inductors are placed as close as possible to the SiC632 and SiC632A to minimize the PCB copper loss. Vias are applied on all PADs ( $V_{IN}$ ,  $P_{GND}$ ,  $C_{GND}$ ) of the SiC632 and SiC632A to ensure that both electrical and thermal performance are excellent. Large copper planes are used for all the high current loops, such as  $V_{IN}$ ,  $V_{SWH}$ ,  $V_{OUT}$  and  $P_{GND}$ . These copper planes are duplicated in other layers to minimize the inductance and resistance. All the control signals are routed from the SiC632 and SiC632A to a controller placed to the north of the power stage through inner layers to avoid the overlap of high current loops. This achieves a compact design with the output from the inductors feeding a load located to the south of the design as shown in the figure.




Fig. 24 - Multi - Phase VRPower Layout Top View




Fig. 25 - Multi - Phase VRPower Layout Bottom View



## SiC632, SiC632A

## Vishay Siliconix


PRODUCT SUMMARY	
Part number	

Part number	SiC632	SiC632A
Description	50 A power stage, 4.5 $\rm V_{IN}$ to 24 $\rm V_{IN},$ 5 V PWM with ZCD mode	50 A power stage, 4.5 V <sub>IN</sub> to 24 V <sub>IN</sub> , 3.3 V PWM with ZCD mode
Input voltage min. (V)	4.5	4.5
Input voltage max. (V)	24	24
Continuous current rating max. (A)	50	50
Switch frequency max. (kHz)	1500	1500
Enable (yes / no)	Yes	Yes
Monitoring features	-	-
Protection	UVLO, THDN	UVLO, THDN
Light load mode	ZCD	ZCD
Pulse-width modulation (V)	5	3.3
Package type	PowerPAK MLP55-31L	PowerPAK MLP55-31L
Package size (W, L, H) (mm)	5.0 x 5.0 x 0.75	5.0 x 5.0 x 0.75
Status code	2	2
Product type	VRPower (DrMOS)	VRPower (DrMOS)
Applications	Computer, industrial, networking	Computer, industrial, networking

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62992.



# PowerPAK<sup>®</sup> MLP55-31L Case Outline



DIM.		MILLIMETERS			INCHES	
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	0.70	0.75	0.80	0.027	0.029	0.031
A1	0.00	-	0.05	0.000	-	0.002
A2		0.20 ref.	•		0.008 ref.	
b	0.20	0.25	0.30	0.078	0.098	0.011
b1	0.15	0.20	0.25	0.006	0.008	0.010
D	4.90	5.00	5.10	0.193	0.196	0.200
е		0.50 BSC	•		0.019 BSC	
e1		3.50 BSC			0.138 BSC	
e2		1.50 BSC		0.060 BSC		
e3		1.00 BSC			0.040 BSC	
E	4.90	5.00	5.10	0.193	0.196	0.200
L	0.35	0.40	0.45	0.013	0.015	0.017
D2-1	0.98	1.03	1.08	0.039	0.041	0.043
D2-2	0.98	1.03	1.08	0.039	0.041	0.043
D2-3	1.87	1.92	1.97	0.074	0.076	0.078
D2-4		0.30 BSC	•		0.012 BSC	
D2-5	1.05	1.10	1.15	0.041	0.043	0.045
E2-1	1.27	1.32	1.37	0.050	0.052	0.054
E2-2	1.93	1.98	2.03	0.076	0.078	0.080
E2-3	3.75	3.80	3.85	0.148	0.150	0.152
E2-4		0.45 BSC	•		0.018 BSC	
F1	0.15	0.20	0.25	0.006	0.008	0.010
F2		0.20 ref.			0.008 ref.	
F3		0.15 ref.			0.006 ref.	

Revision: 21-Aug-17

Document Number: 64909

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com

## **Package Information**



www.vishay.com

## Vishay Siliconix

DIM		MILLIMETERS			INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
K1		0.67 BSC			0.026 BSC		
K2		0.22 BSC			0.008 BSC		
K3		1.25 BSC			0.049 BSC		
K4		0.10 BSC			0.004 BSC		
K5		0.38 BSC			0.015 BSC		
K6		0.12 BSC 0.005 BSC					
K7		0.40 BSC			0.016 BSC		
K8		0.40 BSC			0.016 BSC		
K9		0.40 BSC			0.016 BSC		
K10		0.85 BSC			0.033 BSC		
K11		0.40 BSC			0.016 BSC		
K12	0.40 BSC				0.016 BSC		
K13		0.75 BSC			0.030 BSC		

#### Notes

1. Use millimeters as the primary measurement

2. Dimensioning and tolerances conform to ASME Y14.5M. - 1994

🖄 Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip

🖄 The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body

Exact shape and size of this feature is optional

6. Package warpage max. 0.08 mm


Applied only for terminals




**PAD** Pattern


**Vishay Siliconix** 

## Recommended Land Pattern PowerPAK<sup>®</sup> MLP55-31L





All dimensions in millimeters



15

ιıι



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)