

# 50 A VRPower® Integrated Power Stage


## **DESCRIPTION**

The SiC653 and SiC653A are integrated power stage solutions optimized for synchronous buck applications to offer high current, high efficiency, and high power density performance. Packaged in Vishay's proprietary 5 mm x 5 mm MLP package, SiC653 and SiC653A enables voltage regulator designs to deliver up to 50 A continuous current per phase.

MOSFETs utilizes power state-of-the-art Gen IV TrenchFET technology that delivers industry benchmark performance to significantly reduce switching and conduction losses.

The SiC653 and SiC653A incorporates an advanced MOSFET gate driver IC that features high current driving capability, adaptive dead-time control, an integrated bootstrap Schottky diode, a thermal warning (THWn) that alerts the system of excessive junction temperature, and zero current detect to improve light load efficiency. The drivers are also compatible with a wide range of PWM controllers and supports tri-state PWM, 3.3 V (SiC653A) / 5 V (SiC653) PWM logic.

### **FEATURES**





- Vishav's Gen V MOSFET technology and a low-side MOSFET with integrated Schottky diode
- Delivers up to 50 A continuous current
- 95 % peak efficiency
- High frequency operation up to 1.5 MHz
- Power MOSFETs optimized for 12 V input stage
- 3.3 V (SiC653A) / 5 V (SiC653) PWM logic with tri-state and hold-off
- Zero current detect control for light load efficiency improvement
- Low PWM propagation delay (< 20 ns)</li>
- Thermal monitor flag
- Under voltage lockout protection
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

#### **APPLICATIONS**

Multi-phase VRDs for CPU, GPU, and memory

### TYPICAL APPLICATION DIAGRAM




Fig. 1 - SiC653 and SiC653A Typical Application Diagram



## **PINOUT CONFIGURATION**




Fig. 2 - SiC653 and SiC653A Pin Configuration

PIN CONFIG	URATION	
PIN NUMBER	NAME	FUNCTION
1	PWM	PWM control input
2	ZCD_EN#	The ZCD_EN# pin enables or disables diode emulation. When ZCD_EN# is low, diode emulation is allowed. When ZCD_EN# is high, continuous conduction mode is forced.  ZCD_EN# can also be put in a high impedance mode by floating the pin. If ZCD_EN# is floating, the device is enabled
3, 6	NC	Not internally connected
4, 32	C <sub>GND</sub>	Analog ground for the driver IC
5	BOOT	High-side driver bootstrap voltage
7	PHASE	Return path of high-side gate driver
8 to 11, 34	V <sub>IN</sub>	Power stage input voltage. Drain of high-side MOSFET
12 to 15, 28, 35	P <sub>GND</sub>	Power ground
16 to 26	$V_{SWH}$	Switch node of the power stage
27, 33	GL	Low-side gate signal
29	$V_{DRV}$	Supply voltage for internal gate driver
30	THWn	Thermal warning open drain output
31	DSBL#	Disable pin. Active low

ORDERING INFORMATION						
PART NUMBER	PACKAGE	MARKING CODE	OPTION			
SiC653CD-T1-GE3	PowerPAK MLP55-31L	SiC653	5 V PWM optimized			
SiC653ACD-T1-GE3	PowerPAK MLP55-31L	SiC653A	3.3 V PWM optimized			
SiC653DB / SiC653ADB		Reference board				

www.vishay.com

## Vishay Siliconix

ABSOLUTE MAXIMUM RATINGS						
ELECTRICAL PARAMETER	SYMBOL	LIMIT	UNIT			
Input voltage	V <sub>IN</sub>	-0.3 to +30				
Drive supply voltage	$V_{DRV}$	-0.3 to +7				
Switching / phase node (DC)	V	-0.3 to +30				
Switching / phase node (AC) (1)	V <sub>SW</sub>	-7 to +35				
BOOT voltage (DC)	V	37	V			
BOOT voltage (AC) (2)	V <sub>BOOT</sub>	40				
BOOT to switching / phase (DC)	V <sub>BOOT-PHASE</sub>	-0.3 to +7				
All logic inputs and outputs (PWM, DSBL#, and THWn)		-0.3 to V <sub>DRV</sub> +0.3				
Max. operating junction temperature	TJ	150				
Ambient temperature	T <sub>A</sub>	-40 to +125	°C			
Storage temperature	T <sub>stg</sub>	-65 to +150				
	Human body model, JESD22-A114	3000				
Electrostatic discharge protection	Charged device model, JESD22-C101	1000	V			

#### Notes

 $<sup>^{(2)}\,</sup>$  The specification value indicates "AC voltage" is VBOOT to PGND, 40 V (< 50 ns) max.

RECOMMENDED OPERATING RANGE							
ELECTRICAL PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNIT			
Input voltage (V <sub>IN</sub> )	4.5	-	24				
Drive supply voltage (V <sub>DRV</sub> )	4.5	5	5.5	V			
BOOT to PHASE (V <sub>BOOT-PHASE</sub> , DC voltage)	4	4.5	5.5				
Thermal resistance from junction to ambient	-	10.6	-	°C/W			
Thermal resistance from junction to case	-	1.6	-	C/VV			

<sup>•</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

 $<sup>^{(1)}</sup>$  The specification values indicated "AC" is  $V_{SWH}$  to  $P_{GND}$  -7 V (< 20 ns, 10  $\mu J$ ), min. and 35 V (< 50 ns), max.



www.vishay.com

# Vishay Siliconix

ELECTRICAL SPECIFICAT (DSBL# = ZCD_EN# = 5 V, V <sub>II</sub>		<sub>RV</sub> = 5 V, T <sub>A</sub> = 25 °C)				
DADAMETED	0)/14001	TEST SOMBITION	LIMITS			
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
POWER SUPPLY				•	•	
Discoulation		f <sub>S</sub> = 300 kHz, D = 0.1	-	15	25	
		f <sub>S</sub> = 1 MHz, D = 0.1	-	50	-	mA
Drive supply current	$I_{VDRV}$	V <sub>DSBL#</sub> = 0 V, no switching	-	25	-	
		V <sub>DSBL#</sub> = 5 V, no switching	-	60	-	μA
BOOTSTRAP SUPPLY				•		
Bootstrap diode forward voltage	V <sub>F</sub>	I <sub>F</sub> = 2 mA	-	-	0.4	V
PWM CONTROL INPUT (SiC653)						
Rising threshold	V <sub>TH_PWM_R</sub>		3.4	3.8	4.2	
Falling threshold	V <sub>TH_PWM_F</sub>		0.72	0.9	1.1	
Tri-state voltage	V <sub>TRI</sub>	V <sub>PWM</sub> = FLOAT	-	2.3	-	V
Tri-state rising threshold	V <sub>TRI_TH_R</sub>		0.9	1.15	1.38	1
Tri-state falling threshold	V <sub>TRI_TH_F</sub>		3	3.3	3.6	1
Tri-state rising threshold hysteresis	V <sub>HYS_TRI_R</sub>		-	225	-	
Tri-state falling threshold hysteresis	V <sub>HYS_TRI_F</sub>		-	325	-	mV
	1110_1111_1	V <sub>PWM</sub> = 5 V	-	-	350	
PWM input current	I <sub>PWM</sub>	$V_{PWM} = 0 V$	-	-	-350	μA
PWM CONTROL INPUT (SiC653A)		I VVIVI		1		
Rising threshold	V <sub>TH_PWM_R</sub>		2.2	2.45	2.7	
Falling threshold	V <sub>TH_PWM_F</sub>		0.72	0.9	1.1	1
Tri-state voltage	V <sub>TRI</sub>	V <sub>PWM</sub> = FLOAT	-	1.8	_	V
Tri-state rising threshold	V <sub>TRI_TH_R</sub>	1 *****	0.9	1.15	1.38	1
Tri-state falling threshold	V <sub>TRI_TH_F</sub>		1.95	2.2	2.45	1
Tri-state rising threshold hysteresis	V <sub>HYS_TRI_R</sub>		-	250	-	
Tri-state falling threshold hysteresis	V <sub>HYS_TRI_F</sub>		-	300	_	mV
	1110_1111_1	V <sub>PWM</sub> = 3.3 V	-	-	225	
PWM input current	I <sub>PWM</sub>	$V_{PWM} = 0 V$	-	-	-225	μA
TIMING SPECIFICATIONS		1 7710		<u> </u>	L	<u> </u>
Tri-state to GH/GL rising propagation delay	t <sub>PD_TRI_R</sub>		-	30	-	
Tri-state hold-off time	t <sub>TSHO</sub>		-	130	-	1
GH - turn off propagation delay	t <sub>PD_OFF_GH</sub>		-	15	_	1
GH - turn on propagation delay (dead time rising)	t <sub>PD_ON_GH</sub>	No load, see fig. 4	-	10	-	
GL - turn off propagation delay	t <sub>PD_OFF_GL</sub>			12	-	ns
GL - turn on propagation delay (dead time falling)	t <sub>PD_ON_GL</sub>		-	10	-	-
DSBL# Lo to GH/GL falling propagation delay	t <sub>PD_DSBL#_F</sub>	Fig. 5	-	15	-	-
PWM minimum on-time	t <sub>PWM_ON_MIN</sub>		30	-	-	1

Vishay Siliconix

ELECTRICAL SPECIFICA (DSBL# = ZCD_EN# = 5 V, V		<sub>RV</sub> = 5 V, T <sub>A</sub> = 25 °C)					
PARAMETER	CVMDOL	TEST CONDITION	LIMITS			UNIT	
PARAMETER	STWIBOL	SYMBOL TEST CONDITION		TYP.	MAX.	JUNII	
DSBL# INPUT							
DODL # La cia i a a la cilia a	V <sub>IH_DSBL#</sub>	Input logic high	2	-	-	V	
DSBL# logic input voltage	V <sub>IL_DSBL#</sub>	Input logic low		-	0.8	V	
PROTECTION							
Linder veltage lookeut	V <sub>UVLO</sub>	V <sub>DRV</sub> rising, on threshold	-	3.7	4.1	V	
Under voltage lockout		V <sub>DRV</sub> falling, off threshold	2.7	3.1	-	V	
Under voltage lockout hysteresis	V <sub>UVLO_HYST</sub>		-	575	-	mV	
THWn flag set (2)	T <sub>THWn_SET</sub>		-	160	-		
THWn flag clear (2)	T <sub>THWn_CLEAR</sub>		-	135	-	°C	
THWn flag hysteresis (2)	T <sub>THWn_HYST</sub>		-	25	-		
THWn output low	V <sub>OL_THWn</sub>	I <sub>THWn</sub> = 2 mA	-	0.02	-	V	

#### **Notes**

#### **DETAILED OPERATIONAL DESCRIPTION**

#### **PWM Input with Tri-state Function**

The PWM input receives the PWM control signal from the VR controller IC. The PWM input is designed to be compatible with standard controllers using two state logic (H and L) and advanced controllers that incorporate tri-state logic (H, L and tri-state) on the PWM output. For two state logic, the PWM input operates as follows. When PWM is driven above V<sub>PWM TH R</sub> the low-side is turned on and the high-side is turned on. When PWM input is driven below V<sub>PWM TH F</sub> the high-side is turned OFF and the low-side is turned ON. For tri-state logic, the PWM input operates as previously stated for driving the MOSFETs. However, there is an third state that is entered as the PWM output of tri-state compatible controller enters its high impedance state during shut-down. The high impedance state of the controller's PWM output allows the SiC653 and SiC653A to pull the PWM input into the tri-state region (see PWM Timing Diagram). If the PWM input stays in this region for the tri-state hold-off period, t<sub>TSHO</sub>, both high-side and low-side MOSFETs are turned OFF. This function allows the VR phase to be disabled without negative output voltage swing caused by inductor ringing and saves a Schottky diode clamp. The PWM and tri-state regions are separated by hysteresis to prevent false triggering. The SiC653A incorporates PWM voltage thresholds that are compatible with 3.3 V logic and the SiC653 thresholds are compatible with 5 V logic.

## Disable (DSBL#)

In the low state, the DSBL# pin shuts down the driver IC and disables both high-side and low-side MOSFETs. In this state, standby current is minimized. If DSBL# is left unconnected, an internal pull-down resistor will pull the pin to  $C_{\mbox{\footnotesize GND}}$  and shut down the IC.

### Thermal Shutdown Warning (THWn)

The THWn pin is an open drain signal that flags the presence of excessive junction temperature. Connect with a maximum of 20  $k\Omega$ , to  $V_{DRV}.$  An internal temperature sensor detects the junction temperature. The temperature threshold is 160 °C. When this junction temperature is exceeded the THWn flag is set. When the junction temperature drops below 135 °C the device will clear the THWn signal. The SiC653 and SiC653A do not stop operation when the flag is set. The decision to shutdown must be made by an external thermal control function.

#### Voltage Input (V<sub>IN</sub>)

This is the power input to the drain of the high-side power MOSFET. This pin is connected to the high power intermediate BUS rail.

## Switch Node (V<sub>SWH</sub> and PHASE)

The switch node,  $V_{SWH}$ , is the circuit power stage output. This is the output applied to the power inductor and output filter to deliver the output for the buck converter. The PHASE pin is internally connected to the switch node  $V_{SWH}$ . This pin is to be used exclusively as the return pin for the BOOT capacitor. A 20 k $\Omega$  resistor is connected between GH and PHASE to provide a discharge path for the HS MOSFET in the event that  $V_{DRV}$  goes to zero while  $V_{IN}$  is still applied.

### Ground Connections (C<sub>GND</sub> and P<sub>GND</sub>)

 $P_{GND}$  (power ground) should be externally connected to  $C_{GND}$  (control signal ground). The layout of the printed circuit board should be such that the inductance separating  $C_{GND}$  and  $P_{GND}$  is minimized. Transient differences due to inductance effects between these two pins should not exceed 0.5 V

<sup>(1)</sup> Typical limits are established by characterization and are not production tested

<sup>(2)</sup> Guaranteed by design

## Vishay Siliconix

## Control and Drive Supply Voltage Input (VDRV)

 $V_{DRV}$  is the bias supply for the gate drivers and the gate drive control IC. It is recommended to connect a 2.2  $\mu F$  decoupling capacitor from this pin to GND. This creates a low pass filtering effect to avoid coupling of high frequency gate drive noise into the IC.

## **Bootstrap Circuit (BOOT)**

The internal bootstrap diode and an external bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An integrated bootstrap diode is incorporated so that only an external capacitor is necessary to complete the bootstrap circuit. Connect a boot strap capacitor with one leg tied to BOOT pin and the other tied to PHASE pin.

#### **Shoot-Through Protection and Adaptive Dead Time**

The SiC653 and SiC653A have an internal adaptive logic to avoid shoot through and optimize dead time. The shoot through protection ensures that both high-side and low-side MOSFETs are not turned ON at the same time. The adaptive dead time control operates as follows. The HS and LS gate voltages are monitored to prevent the one turning ON from tuning ON until the other's gate voltage is sufficiently low (< 1 V). Built in delays also ensure that one power MOS is completely OFF, before the other can be turned ON. This feature helps to adjust dead time as gate transitions change with respect to output current and temperature. Change with respect to output current and temperature.

#### **Under Voltage Lockout (UVLO)**

During the start up cycle, the UVLO disables the gate

drive holding high-side and low-side MOSFET gates low until the supply voltage rail has reached a point at which the logic circuitry can be safely activated. The SiC653, SiC653A also incorporates logic to clamp the gate drive signals to zero when the UVLO falling edge triggers the shutdown of the device. As an added precaution, a 20 k $\Omega$  resistor is connected between GH and PHASE to provide a discharge path for the HS MOSFET.

#### Diode Emulation Mode and PS4 Mode (ZCD\_EN#)

The ZCD\_EN# pin enables or disables diode emulation mode. When ZCD\_EN# is driven below VTH\_ZCD\_EN#\_F, diode emulation is allowed. When ZCD\_EN# is driven above VTH\_ZCD\_EN#\_R, continuous conduction mode is forced. Diode emulation mode allows for higher converter efficiency under light load situations. With diode emulation active, the SiC653 will detect the zero current crossing of the output inductor and turn off the low side MOSFET. This ensures that discontinuous conduction mode (DCM) is achieved. Diode emulation is asynchronous to the PWM signal, therefore, the SiC653 will respond to the ZCD\_EN# input immediately after it changes state.

The ZCD\_EN# pin can be floated resulting in a high impedance state. The SiC653 will pull a floated ZCD\_EN# to the internally set tri-state level. A tri-state ZCD\_EN# combined with a tri-stated PWM output will shut down the SiC653, reducing current consumption to typically 3  $\mu A$ . This is an important feature in achieving the low standby current required in the PS4 state in ultrabooks and notebooks.

## **FUNCTIONAL BLOCK DIAGRAM**




Fig. 3 - SiC653 and SiC653A Functional Block Diagram



DEVICE TRUTH TAB	DEVICE TRUTH TABLE						
DSBL#	ZCD_EN#	PWM	GH	GL			
L	Х	X	L	L			
Н	Tri-state	X	L	L			
н	L	L	L	H,I <sub>L</sub> > 0 A L, I <sub>L</sub> < 0 A			
Н	L	Н	Н	L			
Н	L	Tri-state	L	L			
Н	Н	L	L	Н			
Н	Н	Н	Н	L			
Н	Н	Tri-state	L	L			

## **PWM TIMING DIAGRAM**




Fig. 4 - Definition of PWM Logic and Tri-state

## **DSBL# PROPAGATION DELAY**




Fig. 5 - DSBL# Falling Propagation Delay



## **ELECTRICAL CHARACTERISTICS**

Test condition:  $V_{IN} = 12 \text{ V}$ ,  $V_{DRV} = 5 \text{ V}$ ,  $ZCD\_EN\# = 5 \text{ V}$ ,  $V_{OUT} = 1.8 \text{ V}$ ,  $V_{OUT} = 250 \text{ nH}$  (DCR = 0.32 m $\Omega$ ),  $V_{OUT} = 25 \text{ °C}$ , natural convection cooling that  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT} = 12 \text{ V}$ ,  $V_{OUT} = 12 \text{ V}$ ,  $V_{OUT} = 12 \text{ N}$ (All power loss and normalized power loss curves show SiC653 and SiC653A losses only unless otherwise stated)




Fig. 6 - Efficiency vs. Output Current




Fig. 7 - Power Loss vs. Output Current




Fig. 8 - Power Loss vs. Input Voltage




Fig. 9 - Safe Operating Area




Fig. 10 - Power Loss vs. Switching Frequency




Fig. 11 - Power Loss vs. Drive Supply Voltage






Fig. 12 - Power Loss vs. Output Voltage




Fig. 13 - Driver Supply Current vs. Driver Supply Voltage




Fig. 14 - Driver Supply Current vs. Output Current




Fig. 15 - Power Loss vs. Output Inductor




Fig. 16 - Driver Supply Current vs. Switching Frequency




Fig. 17 - UVLO Threshold vs. Temperature






Fig. 18 - PWM Threshold vs. Temperature (SiC653A)




Fig. 19 - PWM Threshold vs. Temperature (SiC653)




Fig. 20 - DSBL# Threshold vs. Temperature




Fig. 21 - PWM Threshold vs. Driver Supply Voltage (SiC653A)




Fig. 22 - PWM Threshold vs. Driver Supply Voltage (SiC653)






Fig. 23 - DSBL# vs. Driver Input Voltage




Fig. 24 - DSBL# Pull-Down Current vs. Temperature




Fig. 25 - Boot Diode Forward Voltage vs. Temperature




Fig. 26 - Driver Shutdown Current vs. Temperature





Fig. 27 - Driver Supply Current vs. Temperature




### **PCB LAYOUT RECOMMENDATIONS**

Step 1: V<sub>IN</sub>/GND Planes and Decoupling




- 1. Layout  $V_{\text{IN}}$  and  $P_{\text{GND}}$  planes as shown above
- 2. Ceramic capacitors should be placed right between  $V_{\text{IN}}$  and  $P_{\text{GND}}$ , and very close to the device for best decoupling effect
- Difference values / packages of ceramic capacitors should be used to cover entire decoupling spectrum e.g. 1210, 0805, 0603 and 0402
- 4. Smaller capacitance value, closer to device V<sub>IN</sub> pin(s)
   better high frequency noise absorbing

Step 2: V<sub>SWH</sub> Plane




- 1. Connect output inductor to DrMOS with large plane to lower the resistance
- If any snubber network is required, place the components as shown above and the network can be placed at bottom

Step 3: VDRV Input Filter



- 3. The  $V_{DRV}$  input filter ceramic cap should be placed very close to IC. It is recommended to connect two caps separately.
- C<sub>VDRV</sub> cap should be placed between pin 28 (P<sub>GND</sub> of driver IC) and pin 29 to provide maximum instantaneous driver current for low-side MOSFET during switching cycle
- 5. For connecting C<sub>VDRV</sub> analog ground, it is recommended to use large plane to reduce parasitic inductance.


**Step 4: BOOT Resistor and Capacitor Placement** 



- 1. These components need to be placed very close to IC, right between PHASE (pin 7) and BOOT (pin 5).
- To reduce parasitic inductance, chip size 0402 can be used.




## Step 5: Signal Routing




- 1. Route the PWM / ZCD\_EN# / DSBL# / THWn signal traces out of the top left corner next DrMOS pin 1.
- 2. PWM signal is very important signal, both signal and return traces need to pay special attention of not letting this trace cross any power nodes on any layer.
- 3. It is best to "shield" traces form power switching nodes, e.g.  $V_{\text{SWH}}$ , to improve signal integrity.
- 4. GL (pin 27) has been connected with GL pad internally and does not need to connect externally.

Step 6: Adding Thermal Relief Vias



- Thermal relief vias can be added on the V<sub>IN</sub> and P<sub>GND</sub> pads to utilize inner layers for high-current and thermal dissipation.
- 6. To achieve better thermal performance, additional vias can be put on  $V_{\text{IN}}$  plane and  $P_{\text{GND}}$  plane.
- V<sub>SWH</sub> pad is a noise source and not recommended to put vias on this plane.
- 8. 8 mil drill for pads and 10 mils drill for plane can be the optional via size. Vias on pad may drain solder during assembly and cause assembly issue. Please consult with the assembly house for guideline.

## Step 7: Ground Connection



- 9. It is recommended to make single connection between  $C_{GND}$  and  $P_{GND}$  and this connection can be done on top layer.
- 10. It is recommended to make the whole inner 1 layer (next to top layer) ground plane and separate them into  $C_{\text{GND}}$  and  $P_{\text{GND}}$  plane.
- 11. These ground planes provide shielding between noise source on top layer and signal trace on bottom layer.

Vishay Siliconix

### Multi-Phases VRPower PCB Layout

Following is an example for 6 phase layout. As can be seen, all the VRPower stages are lined in X-direction compactly with decoupling caps next to them. The inductors are placed as close as possible to the SiC653 and SiC653A to minimize the PCB copper loss. Vias are applied on all PADs ( $V_{IN}$ ,  $P_{GND}$ ,  $C_{GND}$ ) of the SiC653 and SiC653A to ensure that both electrical and thermal performance are excellent. Large copper planes are used for all the high current loops, such as  $V_{IN}$ ,  $V_{SWH}$ ,  $V_{OUT}$  and  $P_{GND}$ . These copper planes are duplicated in other layers to minimize the inductance and resistance. All the control signals are routed from the SiC653 and SiC653A to a controller placed to the north of the power stage through inner layers to avoid the overlap of high current loops. This achieves a compact design with the output from the inductors feeding a load located to the south of the design as shown in the figure.




Fig. 28 - Multi - Phase VRPower Layout Top View





Fig. 29 - Multi - Phase VRPower Layout Bottom View



## **POWERPAK® MLP55-31L CASE OUTLINE**



DIM.		MILLIMETERS		INCHES		
DIIVI.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.027	0.029	0.031
A1	0.00	-	0.05	0.000	-	0.002
A2		0.20 ref.			0.008 ref.	
b	0.20	0.25	0.30	0.078	0.098	0.011
b1	0.15	0.20	0.25	0.006	0.008	0.010
D	4.90	5.00	5.10	0.193	0.196	0.200
е		0.50 BSC			0.019 BSC	
e1		3.50 BSC			0.138 BSC	
e2		1.50 BSC		0.060 BSC		
e3		1.00 BSC			0.040 BSC	
Е	4.90	5.00	5.10	0.193	0.196	0.200
L	0.35	0.40	0.45	0.013	0.015	0.017
D2-1	0.98	1.03	1.08	0.039	0.041	0.043
D2-2	0.98	1.03	1.08	0.039	0.041	0.043
D2-3	1.87	1.92	1.97	0.074	0.076	0.078
D2-4		0.30 BSC			0.012 BSC	
D2-5	1.05	1.10	1.15	0.041	0.043	0.045
E2-1	1.27	1.32	1.37	0.050	0.052	0.054
E2-2	1.93	1.98	2.03	0.076	0.078	0.080
E2-3	3.75	3.80	3.85	0.148	0.150	0.152
E2-4		0.45 BSC			0.018 BSC	
F1	0.15	0.20	0.25	0.006	0.008	0.010
F2		0.20 ref.			0.008 ref.	
F3		0.15 ref.			0.006 ref.	
K1		0.67 BSC			0.026 BSC	



www.vishay.com

## Vishay Siliconix

DIM		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
K2		0.22 BSC			0.008 BSC		
K3		1.25 BSC			0.049 BSC		
K4		0.10 BSC			0.004 BSC		
K5		0.38 BSC			0.015 BSC		
K6		0.12 BSC		0.005 BSC			
K7		0.40 BSC		0.016 BSC			
K8		0.40 BSC		0.016 BSC			
K9		0.40 BSC		0.016 BSC			
K10		0.85 BSC		0.033 BSC			
K11		0.40 BSC			0.016 BSC		
K12	0.40 BSC			0.016 BSC			
K13	0.75 BSC			0.030 BSC			

#### **Notes**

- 1. Use millimeters as the primary measurement
- 2. Dimensioning and tolerances conform to ASME Y14.5M. 1994
- 3. Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
- 4. The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
- 5. Exact shape and size of this feature is optional
- 6. Package warpage max. 0.08 mm
- 7. Applied only for terminals

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?77622">www.vishay.com/ppg?77622</a>.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)