RoHS

COMPLIANT

HALOGEN

FREE



Powered-off Isolation, 0.86 Ω , 1.65 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

DESCRIPTION

The DG4157E is a high performance single-pole, double-throw (SPDT) analog switch designed for 1.65 V to 5.5 V operation with a single power rail.

Fabricated with high density CMOS technology, the device achieves low on resistance of 0.86 Ω at a 4.5 V power supply, low power consumption, and fast switching speeds. The DG4157E can handle both analog and digital signals and permits signals with amplitudes of up to V+ to be transmitted in either direction. Its control logic inputs can go over V+ up to 5.5 V. The control logic input high threshold is guaranteed as low as 1.8 V over the power supply range up to 5.5 V. It features break before make switching performance. Its -3 dB bandwidth is typically 152 MHz.

A powered-off protection circuit is built into the switch to prevent an abnormal current flow from COM pin to V+ during the power-down condition. Each output pin can withstand greater than 7 kV (human body model).

Operation temperature is specified from -40 $^{\circ}$ C to +85 $^{\circ}$ C. The DG4157E is available in the ultra compact μ DFN-6L and SC-70-6 packages.


FEATURES


- Low switch on-resistance (0.86 Ω)
- 1.65 V to 5.5 V single supply operation
- · Isolation in powered-off mode
- Guaranteed 1.8 V logic high
- Control logic inputs can go over V+
- Low charge injection (5 pC)
- · Low total harmonic distortion
- · Break before make switching
- Latch-up performance exceeds 300 mA per JESD 78
- ESD tested
 - 7000 V human body model (JS-001)
 - 1000 V charge device model (JS-002)
- Ultra compact µDFN-6L 1 mm x 1 mm x 0.35 mm package
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- · Smartphones and tablets
- · Consumer and computing
- Portable instrumentation
- · Medical equipment

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





	μDFN-6L	_
S	1-0-; -6	B ₁
V+	2 5	GND
Α	3 4	B ₀
	Top view	•
Pin	1 — CX	

Device marking: CX X = date / lot traceability code

FUNCTION
B ₀ connected to A
B ₁ connected to A

ORDERING INFORMATION					
TEMP. RANGE PACKAGE PART NUMBER					
-40 °C to +85 °C	SC-70-6L	DG4157EDL-T1-GE3			
-40 C t0 +65 C	μDFN-6L	DG4157EDN-T1-GE4			



Vishay Siliconix

ABSOLUTE MAXIMUM RATINGS			
PARAMETER		LIMIT	UNIT
V+, A, B ₀ , B ₁ , S reference to GND		-0.3 to 6	V
Continuous current (any terminal)		± 200	mA
Peak current (pulsed at 1 ms, 10 % duty cycle)		± 400	IIIA
Thermal resistance ^a		407	°C/W
ESD / HBM	JS-001	7000	V
ESD / CDM	JS-002	1000	v
Latch up	JESD78	300	mA
Operating temperature		-40 to +85	
Max. operating junction temperature		150	°C
Operating junction temperature		125	
Storage temperature		-65 to +150	

Note

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SPECIFICATIONS							
PARAMETER	SYMBOL	TEST CONDITIONS UNLESS OTHERWISE SPECIFIED	TEMP.a	LIMITS -40 °C to +85 °C			UNIT
		$V+=3 V$, $V_S=0 V$ or $V+e$		MIN. b	TYP. c	MAX. b	_
DC Characteristics							
		$V+ = 2.7 \text{ V}, B_0 \text{ or } B_1 = 1.5 \text{ V},$	Room	-	1.6	2	
On registance	Ron	$I_0 = 100 \text{ mA}$	Full	-	-	3	
On resistance	non	$V+ = 4.5 V$, B_0 or $B_1 = 3.5 V$,	Room	-	0.86	1.2	
		$I_0 = 100 \text{ mA}$	Full	-	-	1.5	
		$V+ = 2.7 \text{ V}, B_0 \text{ or } B_1 = 0.75 \text{ V}, 1.5 \text{ V}, I_0 = 100 \text{ mA}$	Room	-	0.2	-	0
On resistance flatness	R _{FLATNESS}	$V_{+} = 4.5 \text{ V}, B_{0} \text{ or } B_{1} = 1 \text{ V}, 3.5 \text{ V},$		-	0.05	0.3	Ω
		$I_O = 100 \text{ mA}$	Full	-	-	0.4	
	ΔR _{ON}	$V+ = 2.7 \text{ V}, B_0 \text{ or } B_1 = 1.5 \text{ V},$ $I_0 = 100 \text{ mA}$	Room	-	0.003	-	
On resistance match		$V+ = 4.5 \text{ V}, B_0 \text{ or } B_1 = 3.5 \text{ V},$	Room	-	0.004	0.12	
		$I_0 = 100 \text{ mA}$	Full	-	-	0.15	
Outlak affiliations summed	1 .		Room	-3	1.36	3	nA
Switch off leakage current	I _{OFF}	V+ = 5.5 V, A = 1 V, 4.5 V	Full	-20	-	20	
Switch on lookage current		B_0 or $B_1 = 4.5$ V, 1 V or floating	Room	-4	1.4	4	ΠA
Switch on leakage current	I _{ON}		Full	-40	-	40	
Power down leakage	I _{A(DP)}	V+ = 0 V, V _A = 4.5 V, V _S = GND	Full	-1	-	1	μΑ
Digital Control							
Input, high voltage	V _{INH}	V+ = 2.7 V to 5.5 V	Full	1.8	-	-	V
Input, low voltage	V _{INL}	V+ = 2.7 V 10 3.3 V	Full	-	-	0.6	V
Input current	I _{INH} , I _{INL}	V _S = 0 or V+	Full	-1	-	1	μΑ

a. Measured on an 1" x 1" inch FR4 board, using 0.39" by 1", 2 oz. copper trace without air flow



www.vishay.com

Vishay Siliconix


SPECIFICATIONS							
PARAMETER	SYMBOL	TEST CONDITIONS UNLESS OTHERWISE SPECIFIED	TEMP.a	LIMITS -40 °C to +85 °C			UNIT
		$V+=3 V$, $V_S=0 V$ or $V+e$		MIN. b	TYP.c	MAX. b	0
AC Characteristics							
		V+ = 2.7 V, B_0 or B_1 = 1.5 V, R_L = 50 Ω ,	Room	1	27	42	
Turn-on time d	t _{ON}	$C_L = 35 \text{ pF}$	Full	1	-	47	
Turn-on time a	ON	V+ = 4.5 V, B_0 or B_1 = 1.5 V, R_L = 50 Ω ,	Room	-	17	32	
		$C_L = 35 \text{ pF}$	Full	1	-	35	
		V+ = 2.7 V, B_0 or B_1 = 1.5 V, R_L = 50 Ω ,	Room	-	16	32	
Turn-off time ^d	t _{OFF}	C _L = 35 pF	Full	-	-	35	ns
rum-on time	OFF	V+ = 4.5 V, B_0 or B_1 = 1.5 V, R_L = 50 $\Omega,$	Room	i	11	28	pC dB MHz %
		$C_L = 35 \text{ pF}$	Full	1	-	30	
		$V+=2.7~V,~B_0=B_1=1.5~V,~R_L=50~\Omega, \\ C_L=35~pF$	Room	1	13	-	
Break-before-make time ^d	t _{BBM}	$V+ = 4.5 \text{ V}, \ B_0 = B_1 = 1.5 \text{ V}, \ R_L = 50 \ \Omega,$ $C_L = 35 \text{ pF}$	Room	1	8	-	
Charge injection d	Q	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega, V_{GEN} = 0 V$	Room	1	-5	-	рС
Oct I II d	0.100	$R_L = 50 \Omega$, $f = 1 MHz$	_	ı	-64	-	
Off isolation ^d	OIRR	R_L = 50 Ω , f = 10 MHz	Room	-	-41	-	dB
		$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz$	_	-	-64	-	
Crosstalk ^d	X _{TALK}	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	Room	-	-41	-	
Bandwidth ^d	BW	R _L = 50 Ω	Room	-	152	-	MHz
Total harmonic distortion ^d	THD	R_L = 600 Ω , V_{SIGNAL} = 0.5 V, f = 20 Hz to 20 kHz	Room	i	0.0055	-	%
Capacitance							
BX port off capacitance d	C _{B(OFF)}			-	13	-	
A port on capacitance ^d	C _{A(ON)}	R_L = 50 Ω , C_L = 5 pF, f = 1 MHz	Room	-	52	=	рF
Control pin capacitance d	C _{IN}			-	1	-	
Power Supply							
Quiescent supply current	I+	$V+ = 5.5 V$, $V_S = 0 V$, $5.5 V$	Room Full	-	0.0004	0.8	μΑ

Notes


- a. Room = 25 $^{\circ}$ C, full = as determined by the operating suffix
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet
- c. Typical values are for design aid only, not guaranteed nor subject to production testing
- d. Guarantee by design, nor subjected to production test
- e. V_S = input voltage to perform proper function




TYPICAL CHARACTERISTICS (T_A = 25 °C, unless otherwise noted)




R_{ON} vs. V_A and Supply Voltage




 R_{ON} vs. V_A and Temperature




Leakage Current vs. Analog Voltage



R_{ON} vs. V_A and Supply Voltage




R_{ON} vs. V_A and Temperature




Leakage Current vs. Temperature




TYPICAL CHARACTERISTICS (T_A = 25 °C, unless otherwise noted)




Supply Current vs. Temperature




Insertion Loss, Off-Isolation, Crosstalk vs. Frequency




Switching Time vs. Temperature



Supply Current vs. Temperature




Supply Current vs. Switching Frequency




Switching Threshold vs. Supply Voltage




TYPICAL CHARACTERISTICS (T_A = 25 °C, unless otherwise noted)




Charge Injection vs. Source Voltage




Supply Current vs. Logic Voltage



Power Down Leakage Current vs. VA




THD+N vs. Frequency




Power Down Leakage Current vs. Temperature



TEST CIRCUITS





C_L (includes fixture and stray capacitance)

$$V_{OUT} = V_A \left(\frac{R_L}{R_L + R_{ON}} \right)$$

Fig. 1 - Switching Time




Fig. 2 - Break-Before-Make Interval




Fig. 3 - Charge Injection

Analyzer

TEST CIRCUITS

0 V, V+ B_0 or B_1 Off isolation = 20 log GND

Fig. 4 - Off-Isolation






Fig. 5 - Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?75778.



SC-70: 6-LEADS






	MIL	LIMET	ERS	I	NCHE	S
Dim	Min	Nom	Max	Min	Nom	Max
Α	0.90	_	1.10	0.035	_	0.043
A_1	_	-	0.10	-	_	0.004
A ₂	0.80	_	1.00	0.031	_	0.039
b	0.15	_	0.30	0.006	_	0.012
С	0.10	_	0.25	0.004	_	0.010
D	1.80	2.00	2.20	0.071	0.079	0.087
Е	1.80	2.10	2.40	0.071	0.083	0.094
E ₁	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65BSC			0.026BSC	;
e ₁	1.20	1.30	1.40	0.047	0.051	0.055
L	0.10	0.20	0.30	0.004	0.008	0.012
4	7°Nom 7°Nom					
ECN: S-03946—Rev. B, 09-Jul-01 DWG: 5550						

Document Number: 71154 www.vishay.com 06-Jul-01 sww.vishay.com

Vishay Siliconix

μDFN-6L 1 mm x 1 mm Case Outline



DIM.		MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.32	0.35	0.38	0.013	0.014	0.015		
A1	0.00	-	0.05	0.000	-	0.002		
A2		0.10 Ref.			0.004 Ref.			
b	0.12	0.15	0.18	0.005 0.006 0.				
D	0.95	1.00	1.05	0.037	0.039	0.041		
Е	0.95	1.00	1.05	0.037	0.039	0.041		
е		0.35 BSC			0.014 BSC			
K		0.30 Ref.			0.012 Ref.			
K1		0.075 Ref.			0.003 Ref.			
K2		0.05 Ref.		0.002 Ref.				
L	0.27	0.30	0.33	0.011 0.012 0.013				

Notes

- (1) Use millimeters as the primary measurement.
- (2) Dimensioning and tolerances conform to ASME Y14.5M-1994.
- (3) N is the number of terminals.
 - Nd and Ne is the number of terminals in each D and E site respectively.
- (4) Dimensions b applies to plated terminal and is measured between 0.15 mm and 0.30 mm from terminal tip.
- (5) The pin 1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body.
- (6) Package warpage max. 0.05 mm.

ECN: T16-0553-Rev. A, 26-Sep-16

DWG: 6053

Revision: 26-Sep-16 1 Document Number: 76086



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)