


Vishay Siliconix

Power MOSFET

PRODUCT SUMMA	RY	
V _{DS} (V)	60	
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	0.10
Q _g (Max.) (nC)	25	
Q _{gs} (nC)	5.8	
Q _{gd} (nC)	11	
Configuration	Sing	le



FEATURES

- Dynamic dV/dt Rating
- Surface Mount (IRFR020, SiHFR020)
- Available in Tape and Reel
- Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques.

	N-Channel MOSFET		
ORDERING INFORMATION	l		
Package	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)
Lead (Pb)-free and Halogen-free	SiHFR020-GE3	SiHFR020TR-GE3	SiHFU020-GE3
Lead (Pb)-free	IRFR020PbF	IRFR020TRPbF ^a	IRFU020PbF
	SiHFR020-E3	SiHFR020T-E3 ^a	SiHFU020-E3

S

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS (T _C	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V _{DS}	60	V
Gate-Source Voltage			V _{GS}	± 20	v
Continuous Drain Current	V _{GS} at 10 V	$T_{C} = 25 \text{ °C}$ $T_{C} = 100 \text{ °C}$	1-	14	
Continuous Drain Current	V _{GS} at 10 V	T _C = 100 °C	ID	9.0	А
Pulsed Drain Current ^a			I _{DM}	56	
Linear Derating Factor				0.33	W/°C
Linear Derating Factor (PCB Mount) ^e				0.020	VV/ C
Single Pulse Avalanche Energy ^b			E _{AS}	91	mJ
Maximum Power Dissipation	T _C =	25 °C	Pn	42	W
Maximum Power Dissipation (PCB Mount) ^e	T _A =	25 °C	FD	2.5	vv
Peak Diode Recovery dV/dt ^c			dV/dt	5.5	V/ns
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature) ^d	for	10 s		260	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 12).

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, $L = 541 \text{ }\mu\text{H}$, $R_g = 25 \Omega$, $I_{AS} = 14 \text{ A}$ (see fig. 13). c. $I_{SD} \le 17 \text{ A}$, $dI/dt \le 110 \text{ }A/\mu\text{s}$, $V_{DD} \le V_{DS}$, $T_J \le 150 \text{ °C}$.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

Available



THERMAL RESISTANCE RAT	INGS				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	-	110	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	3.0	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static		•		•			
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Referenc	e to 25 °C, I _D = 1 mA	-	0.073	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	: V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zaura Orata Malta da Durán Ourrant	1	V _{DS} =	= 60 V, V _{GS} = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V,	$V_{GS} = 0 V, T_J = 125 \ ^{\circ}C$	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 8.4 A ^b	-	-	0.10	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	= 25 V, I _D = 8.4 A	6.2	-	-	S
Dynamic		•		•			
Input Capacitance	Ciss		$V_{GS} = 0 V$,	-	640	-	
Output Capacitance	C _{oss}		$V_{DS} = 25 V$,	-	360	-	pF
Reverse Transfer Capacitance	C _{rss}	f = 1.	0 MHz, see fig. 5	-	79	-	
Total Gate Charge	Qg			-	-	25	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$I_D = 17 \text{ A}, V_{DS} = 48 \text{ V},$ see fig. 6 and 13^{b}	-	-	5.8	nC
Gate-Drain Charge	Q _{gd}		see lig. 6 and 10	-	-	11	
Turn-On Delay Time	t _{d(on)}			-	13	-	
Rise Time	t _r	- V:	= 30 V, I _D = 17 A,	-	58	-	
Turn-Off Delay Time	t _{d(off)}		$R_D = 1.7 \Omega$, see fig. 10^{b}	-	25	-	ns
Fall Time	t _f			-	42	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") f	- 6	-	4.5	-	- nH
Internal Source Inductance	L _S	package and o die contact ^c	package and center of die contact ^c		7.5	-	
Drain-Source Body Diode Characteristic	S						
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	MOSFET symbol showing the integral reverse p - n junction diode		-	14	A
Pulsed Diode Forward Current ^a	I _{SM}	U			-	56	
Body Diode Voltage	V_{SD}	$T_{\rm J} = 25$ °C	5, $I_{\rm S}$ = 14 A, $V_{\rm GS}$ = 0 V ^b	-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T 25 °C 1	- 17 A dl/dt - 100 A /ab	-	88	180	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$J = 25 \text{ C}, I_{\text{F}}$	= 17 A, dl/dt = 100 A/µs ^b	-	0.29	0.64	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	on is doi	ninated b	$v L_s$ and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 12).

b. Pulse width $\leq 300~\mu s;$ duty cycle $\leq 2~\%.$



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 150 \ ^\circ C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature



Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage








Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Switching Time Test Circuit




Fig. 11 - Switching Time Waveforms




Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



Vishay Siliconix




Fig. 13 - Unclamped Inductive Test Circuit




Fig. 14 - Unclamped Inductive Waveforms




Fig. 15 - Maximum Avalanche Energy vs. Drain Current





Fig. 16 - Basic Gate Charge Waveform






6 For technical questions, contact: <u>hvm@vishay.com</u> Document Number: 90335

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000



Peak Diode Recovery dV/dt Test Circuit



Note

a. $V_{GS} = 5$ V for logic level devices


Ripple \leq 5 %

Fig. 18 - For N-Channel

 $I_{\rm SD}$

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?90335.





TO-252AA Case Outline C2

т

-C

- A1

gage plane height (0.5 mm)

	MILLIN	METERS	INCHES			
DIM.	MIN.	MAX.	MIN.	MAX.		
А	2.18	2.38	0.086	0.094		
A1	-	0.127	-	0.005		
b	0.64	0.88	0.025	0.035		
b2	0.76	1.14	0.030	0.045		
b3	4.95	5.46	0.195	0.215		
С	0.46	0.61	0.018	0.024		
C2	0.46	0.89	0.018	0.035		
D	5.97	6.22	0.235	0.245		
D1	4.10	-	0.161	-		
E	6.35	6.73	0.250	0.265		
E1	4.32	-	0.170	-		
Н	9.40	10.41	0.370	0.410		
е	2.28	BSC	0.090 BSC			
e1	4.56	6 BSC 0.180 BSC				
L	1.40	1.78	0.055	0.070		
L3	0.89	1.27	0.035	0.050		
L4	-	1.02	-	0.040		
L5	1.01	1.52	0.040	0.060		


Notes

• Dimension L3 is for reference only.

b



TO-251AA (HIGH VOLTAGE)



	MILLIN	METERS	INC	CHES		MILLIN	METERS	INC	CH
DIM.	MIN.	MAX.	MIN.	MAX.	DIM.	MIN.	MAX.	MIN.	
А	2.18	2.39	0.086	0.094	D1	5.21	-	0.205	
A1	0.89	1.14	0.035	0.045	E	6.35	6.73	0.250	
b	0.64	0.89	0.025	0.035	E1	4.32	-	0.170	
b1	0.65	0.79	0.026	0.031	е	2.29	BSC	2.29	B
b2	0.76	1.14	0.030	0.045	L	8.89	9.65	0.350	
b3	0.76	1.04	0.030	0.041	L1	1.91	2.29	0.075	
b4	4.95	5.46	0.195	0.215	L2	0.89	1.27	0.035	
С	0.46	0.61	0.018	0.024	L3	1.14	1.52	0.045	
c1	0.41	0.56	0.016	0.022	θ1	0'	15'	0'	
c2	0.46	0.86	0.018	0.034	θ2	25'	35'	25'	
D	5.97	6.22	0.235	0.245					

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension are shown in inches and millimeters.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions b4, L2, E1 and D1.
- 5. Lead dimension uncontrolled in L3.
- 6. Dimension b1, b3 and c1 apply to base metal only.
- 7. Outline conforms to JEDEC outline TO-251AA.



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.



单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)