
www.vishay.com

Vishay Siliconix

E Series Power MOSFET



PRODUCT SUMMA	RY			
V _{DS} (V) at T _J max.	850)		
R _{DS(on)} typ. (Ω) at 25 °C	$V_{GS} = 10 V$	0.82		
Q _g max. (nC)	44			
Q _{gs} (nC)	5			
Q _{gd} (nC)	8			
Configuration	Sing	le		

FEATURES

- Low figure-of-merit (FOM) Ron x Qa
- Low input capacitance (Ciss)
- · Reduced switching and conduction losses
- Ultra low gate charge (Q_q)
- Avalanche energy rated (UIS)
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- · Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
 - High-intensity discharge (HID)
 - Fluorescent ballast lighting
- Industrial
- Welding
- Induction heating
- Motor drives
- Battery chargers
- Renewable energy
- Solar (PV inverters)

ORDERING INFORMATION	
Package	IPAK (TO-251)
Lead (Pb)-free and halogen-free	SiHU6N80E-GE3

ABSOLUTE MAXIMUM RATINGS (T _C	= 25 °C, unles	s otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-source voltage			V _{DS}	800	V
Gate-source voltage			V _{GS}	± 30	v
Continuous dusin suurent (T 150 °C)	V _{GS} at 10 V	Γ _C = 25 °C _C = 100 °C		5.4	
Continuous drain current (T _J = 150 °C)	V _{GS} at 10 V	_C = 100 °C	ID	3.4	А
Pulsed drain current ^a			I _{DM}	15	
Linear derating factor				0.63	W/°C
Single pulse avalanche energy ^b			E _{AS}	95	mJ
Maximum power dissipation			PD	78	W
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +150	°C
Drain-source voltage slope	ain-source voltage slope $T_J = 125 \text{ °C}$			70	
Reverse diode dv/dt ^d			dv/dt	0.25	V/ns
Soldering recommendations (peak temperature) ^c	For 10	s		300	°C

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature

b. V_{DD} = 140 V, starting T_J = 25 °C, L = 28.2 mH, R_g = 25 Ω , I_{AS} = 2.6 A

c. 1.6 mm from case

d. $I_{SD} \leq I_D$, di/dt = 100 A/µs, starting T_J = 25 °C

S17-1186-Rev. A, 31-Jul-17

1 For technical questions, contact: hvm@vishay.com



www.vishay.com

SiHU6N80E

Vishay Siliconix

PARAMETER	SYMBOL	TYP.		MAX.		UNIT			
Maximum junction-to-ambient	R _{thJA}	-		62 1.6					
Maximum junction-to-case (drain)	R _{thJC}	-				°C/W			
SPECIFICATIONS ($T_J = 25 \ ^{\circ}C$, u	Inless otherw	ise noted)							
PARAMETER	SYMBOL	TES	T CONDITIC	ONS	MIN.	TYP.	MAX.	UNI	
Static					•	•			
Drain-source breakdown voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 25	0 μΑ	800	-	-	V	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I _D = 1 mA		-	1.1	-	V/°0		
Gate-source threshold Voltage (N)	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$		50 µA	2.0	-	4.0	V	
Cata aquiraa laakaga	1		V _{GS} = ± 20 \	/	-	-	± 100	nA	
Gate-source leakage	I _{GSS}			± 1	μA				
Zere gete veltage drain ourrent	1	V _{DS} =	= 800 V, V _{GS}	= 0 V	-	-	1	V V/° V/° μμ Ω S S P P P P P	
Zero gate voltage drain current	I _{DSS}	V _{DS} = 640 V	/, V _{GS} = 0 V,	T _J = 125 °C	-	-	10	μΑ	
Drain-source on-state resistance	R _{DS(on)}	$V_{GS} = 10 V$	١ _D	= 3 A	-	0.82	0.94	Ω	
Forward transconductance	9 _{fs}	$V_{DS} = 30 \text{ V}, \text{ I}_{D} = 3 \text{ A}$		-	2.5	-	S		
Dynamic									
Input capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 100 V,		-	827	-			
Output capacitance	C _{oss}			-	37	-			
Reverse transfer capacitance	C _{rss}		f = 1 MHz		-	5	-		
Effective output capacitance, energy related ^a	C _{o(er)}		/ to 480 V, V	0.1/	-	24	-	pF	
Effective output capacitance, time related ^b	C _{o(tr)}	$v_{\rm DS} = 0.0$	/ 10 460 V, V	_{GS} = 0 V	-	109	-		
Total gate charge	Qg				-	22	44	nC	
Gate-source charge	Q _{gs}	$V_{GS} = 10 V$	I _D = 3 A,	V _{DS} = 480 V	-	5	-		
Gate-drain charge	Q _{gd}				-	8	-		
Turn-on delay time	t _{d(on)}				-	13	26		
Rise time	t _r	V _{DD} = 480 V, I _D = 3 A,		-	9	18	-		
Turn-off delay time	t _{d(off)}	$V_{GS} = 10 \text{ V}, \text{ R}_{g} = 9.1 \Omega$		-	27	54	ns		
Fall time	t _f				-	18	36		
Gate input resistance	R _g	f = 1 MHz, open drain		0.5	1.0	2.0	Ω		
Drain-Source Body Diode Characteristi	cs	-							
Continuous source-drain diode current	I _S	MOSFET sym showing the	MOSFET symbol showing the		-	-	5.4		
Pulsed diode forward current	I _{SM}	integral reverse p - n junction diode 15		15					
Diode forward voltage	V _{SD}	T _{.J} = 25 °	C, I _S = 3 A, '	/ _{GS} = 0 V	-	-	1.2	V	
Reverse recovery time	t _{rr}				-	282	564	ns	
Reverse recovery charge	Q _{rr}	$T_J = 2$	5 °C, I _F = I _S :	= 3 A,	_	2.0	4.0	μC	
Reverse recovery current	I _{RRM}	ai/at = 1	100 A/µs, V _R	= 25 V	_	11	_	A	

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 V to 480 V V_{DSS}

b. Coss(tr) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 V to 480 V VDSS



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Fig. 1 - Typical Output Characteristics








Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - C_{oss} and E_{oss} vs. V_{DS}

3

Document Number: 92011

For technical questions, contact: <u>hvm@vishay.com</u>
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFI
Downloaded From Oneyac.com
w.vishay.com/doc?91000



Vishay Siliconix




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage

For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com



Vishay Siliconix




Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit

S17-1186-Rev. A, 31-Jul-17

5 For technical questions, contact: <u>hvm@vishay.com</u> Document Number: 92011

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit




Fig. 19 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?92011.

Document Number: 92011



Vishay Siliconix

TO-251AA (HIGH VOLTAGE)



DIM.	MILLIMETERS		INCHES			MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.	DIM.	MIN.	MAX.	MIN.	
А	2.18	2.39	0.086	0.094	D1	5.21	-	0.205	
A1	0.89	1.14	0.035	0.045	E	6.35	6.73	0.250	
b	0.64	0.89	0.025	0.035	E1	4.32	-	0.170	
b1	0.65	0.79	0.026	0.026 0.031		2.29 BSC		2.29	B
b2	0.76	1.14	0.030	0.045	L	8.89	9.65	0.350	
b3	0.76	1.04	0.030	0.041	L1	1.91	2.29	0.075	
b4	4.95	5.46	0.195	0.215	L2	0.89	1.27	0.035	
С	0.46	0.61	0.018	0.024	L3	1.14	1.52	0.045	
c1	0.41	0.56	0.016	0.022	θ1	0'	15'	0'	
c2	0.46	0.86	0.018	0.034	θ2	25'	35'	25'	
D	5.97	6.22	0.235	0.245					

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension are shown in inches and millimeters.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions b4, L2, E1 and D1.
- 5. Lead dimension uncontrolled in L3.
- 6. Dimension b1, b3 and c1 apply to base metal only.
- 7. Outline conforms to JEDEC outline TO-251AA.



Vishay Siliconix

RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)