




P-Channel 1.5-V (G-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A) ^e	Q _g (Typ.)			
- 8	0.036 at V _{GS} = - 4.5 V	- 6				
	0.045 at V _{GS} = - 2.5 V	- 6	14 nC			
	0.056 at V _{GS} = - 1.8 V	- 6	14110			
	0.077 at V _{GS} = - 1.5 V	- 6				



Ordering Information: Si5499DC-T1-E3 (Lead (Pb)-free) Si5499DC-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES


- Halogen-free According to IEC 61249-2-21 Available
- TrenchFET[®] Power MOSFET: 1.5 V Rated
- Ultra-Low On-Resistance





APPLICATIONS

- Load Switch for Portable Devices
 - Guaranteed Operation at V_{GS} = 1.5 V Critical for Optimized Design and Longer Battery Life



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	T _A = 25 °C, unles	ss otherwise not	ed	
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	- 8	V	
Gate-Source Voltage	V _{GS}	± 5		
	T _C = 25 °C		- 6 ^e	
Ocation - David Ocata (T. 150.00)8 h	T _C = 70 °C		- 6 ^e	
Continuous Drain Current $(T_J = 150 {}^{\circ}C)^{a, b}$	T _A = 25 °C	I _D	- 6 ^{a, b, e}	
	T _A = 70 °C		- 5.6 ^{a, b}	Α
Pulsed Drain Current (10 μs Pulse Width)		I _{DM}	- 25	
- 1	T _C = 25 °C	,	- 5.2	
Continuous Source-Drain Diode Current ^{a, b}	T _A = 25 °C	I _S	- 2.1 ^{a, b}	
	T _C = 25 °C		6.2	
Maximum Power Dissipation ^{a, b}	T _C = 70 °C	В	4	147
	T _A = 25 °C	P _D	2.5 ^{a, b}	W
	T _A = 70 °C		1.6 ^{a, b}	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to 150	00	
Soldering Recommendations (Peak Temperature) ^{c, d}			260	°C

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. t = 5 s.
- c. See Solder Profile (www.vishay.com/ppg?73257). The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- d. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- e. Package limited.



THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient ^{a, b}	t ≤ 5 s	R _{thJA}	48	50	°C/W		
Maximum Junction-to-Foot (Drain)	Steady State	R _{thJF}	17	20			

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 95 $^{\circ}\text{C/W}.$

SPECIFICATIONS T _J = 25 ° Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	- Cyminer	1001 Committee		.,,,,	maxi	, Jane	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	- 8			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$			6		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = - 250 μA		2.3			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	- 0.35		- 0.8	.,	
		$V_{DS} = V_{GS}$, $I_D = -5$ mA			V		
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 5 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current		V _{DS} = - 8 V, V _{GS} = 0 V			- 1	μΑ	
	I _{DSS}	$V_{DS} = -8 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			- 10		
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le 5 \text{ V}, V_{GS} = -4.5 \text{ V}$	- 25			Α	
		V _{GS} = - 4.5 V, I _D = - 5.1 A		0.030	0.036	Ω	
D : 0	D	$V_{GS} = -2.5 \text{ V}, I_D = -4.6 \text{ A}$		0.037	0.045		
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = - 1.8 V, I _D = - 4.3 A		0.046	0.056		
		V _{GS} = - 1.5 V, I _D = - 1.3 A		0.057	0.077		
Forward Transconductance ^a	9 _{fs}	V _{DS} = - 4 V, I _D = - 5.1 A		18		S	
Dynamic ^b							
Input Capacitance	C _{iss}			1290			
Output Capacitance	C _{oss}	$V_{DS} = -4 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		420		pF nC	
Reverse Transfer Capacitance	C _{rss}			270			
Total Gate Charge	Qq	V _{DS} = - 4 V, V _{GS} = - 8 V, I _D = - 6 A		23	35		
Total date onlarge	ŭ			14	21		
Gate-Source Charge	Q_{gs}	$V_{DS} = -4 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -6 \text{ A}$		1.7			
Gate-Drain Charge	Q_{gd}			2.7			
Gate Resistance	R_{g}	f = 1 MHz		8		Ω	
Turn-On Delay Time	t _{d(on)}			10	15		
Rise Time	t _r	V_{DD} = - 4 V, R_L = 0.7 Ω		70	110		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ - 5.6 A, V_{GEN} = - 4.5 V, R_g = 1 Ω		60	90		
Fall Time t _f				30	45	ns	
Turn-On Delay Time	t _{d(on)}			8	15	115	
Rise Time	t _r	V_{DD} = - 4 V, R_L = 0.7 Ω		70	110	-	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ - 5.6 A, V_{GEN} = - 8 V, R_g = 1 Ω		55	85		
Fall Time	t _f			55	85		



SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			- 6	Α	
Pulse Diode Forward Current	I _{SM}				- 25	A	
Body Diode Voltage	V _{SD}	I _S = - 2.1 A, V _{GS} = 0 V		- 0.7	- 1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			45	70	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	- I _F = - 5.6 A, dl/dt = 100 A/μs, T _{.I} = 25 °C		18	27	nC	
Reverse Recovery Fall Time	t _a	- 1 = - 3.0 A, α//αι = 100 A/μs, 1 J = 23 · 0 ·		18		ns	
Reverse Recovery Rise Time	t _b			17		115	


Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


VISHAY


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







0.10


Source-Drain Diode Forward Voltage








e Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient

VISHAY.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73321.

Document Number: 73321 S-83054-Rev. C, 29-Dec-08



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000
Revision: 18-Jul-08
www.vishay.com

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)