Vishay Siliconix


Si5415EDU



P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	R _{DS(on)} (Ω) (Max.)	I _D (A) ^a	Q _g (Typ.)		
- 20	0.0098 at V _{GS} = - 4.5 V	- 25			
	0.0114 at V _{GS} = - 3.7 V	- 25	43 nC		
	0.0143 at V _{GS} = - 2.5 V	- 25	43 110		
	0.0250 at V _{GS} = - 1.8 V	- 7			

PowerPAK ChipFET Single



Si5415EDU-T1-GE3 (Lead (Pb)-free and Halogen-free)

Ordering Information:


FEATURES

- TrenchFET[®] Power MOSFET
- Thermally Enhanced PowerPAK[®] ChipFET Package
 Small Footprint Area
 - Low On-Resistance
- 100 % R_g and UIS Tested
- Typical ESD Protection: 5500 V (HBM)
- Material categorization: For definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Portable Devices such as Smart Phones, Tablet PCs and Mobile Computing
 - Battery Switch
 - Load Switch
 - Power Management
 - . en el manag

Marking Code



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_c = 25 \,^{\circ}C$, unless otherwise noted)

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage		V _{DS}	- 20	V	
Gate-Source Voltage		V _{GS}	± 8	v	
	T _C = 25 °C		- 25 ^a		
Continuous Duoin Current (T. 150 °C)	T _C = 70 °C		- 25 ^a		
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	- 15 ^{b, c}		
	T _A = 70 °C		- 12 ^{b, c}	•	
Pulsed Drain Current (t = 300 μs)		I _{DM}	- 70	A	
Quality of Quality During Divide Quality	T _C = 25 °C		- 25 ^a		
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	- 2.6 ^{b, c}		
Single Avalanche Current		I _{AS}	- 15		
Single Avalanche Energy	L = 0.1 mH	E _{AS}	11	mJ	
	T _C = 25 °C		31		
Maximum Power Dissipation	T _C = 70 °C		20	14/	
	T _A = 25 °C	P _D	3.1 ^{b, c}	— W	
	T _A = 70 °C		2 ^{b, c}	7	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 50 to 150		
Soldering Recommendations (Peak Temperature) ^{d, e}			260		

|--|

Parameter	Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	34	40	°C/W		
Maximum Junction-to-Case (Drain)	Steady State R _{thJC} 3		4	0/10			

Notes

a. Package limited.

b. Surface mounted on 1" x 1" FR4 board.

c. t = 5 s.

d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.

f. Maximum under steady state conditions is 90 °C/W.


Document Number: 62837

ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000

S

HALOGEN

FREE



S13-0789-Rev. A, 15-Apr-13

For technical questions, contact: pmostechsupport@vishay.com

Document Number: 62837

21

20

15

40

Zara Cata Valtaga Drain Current	I _{DSS}	$V_{DS} = -20 V, V_{GS} = 0 V$			- 1
Zero Gate Voltage Drain Current		V_{DS} = - 20 V, V_{GS} = 0 V, T_{J} = 55 °C			- 10
On-State Drain Currenta	I _{D(on)}	$V_{DS} \leq$ - 5 V, V_{GS} = - 4.5 V	- 10		
	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -10 \text{ A}$		0.0081	0.0098
Drain-Source On-State Resistance ^a		$V_{GS} = -3.7 \text{ V}, \text{ I}_{D} = -5 \text{ A}$		0.0094	0.0114
		V_{GS} = - 2.5 V, I _D = - 5 A		0.0116	0.0143
		V _{GS} = - 1.8 V, I _D = - 2 A		0.0200	0.0250
Forward Transconductance ^a	9 _{fs}	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -10 \text{ A}$		47	
Dynamic ^b					
Input Capacitance	Ciss			4300	
Output Capacitance	C _{oss}	$V_{DS} = -10 V$, $V_{GS} = 0 V$, f = 1 MHz		445	
Reverse Transfer Capacitance	C _{rss}			400	
Total Gate Charge	0	V_{DS} = - 10 V, V_{GS} = - 8 V, I_D = - 14 A		80	120
Total Gate Charge	Qg			43	65
Gate-Source Charge	Q_gs	V_{DS} = - 10 V, V_{GS} = - 4.5 V, I_{D} = - 14 A		7	
Gate-Drain Charge	Q_{gd}			11.4	
Gate Resistance	R _g	f = 1 MHz	0.6	3.3	6.6
Turn-On Delay Time	t _{d(on)}			30	60
Rise Time	t _r	V_{DD} = - 10 V, R_L = 1 Ω		45	90
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ - 10 A, V_{GEN} = - 4.5 V, R_g = 1 Ω		75	150
Fall Time	t _f			25	50
Turn-On Delay Time	t _{d(on)}			12	25
Rise Time	t _r	V_{DD} = - 10 V, R_L = 1 Ω		5	10
Turn-Off Delay Time	t _{d(off)}	$I_D \cong$ - 10 A, V_{GEN} = - 8 V, R_g = 1 Ω		80	160
Fall Time	t _f			20	40
Drain-Source Body Diode Characteristi	cs				
Continuous Source-Drain Diode Current	Is	$T_{C} = 25 \ ^{\circ}C$			- 25
Pulse Diode Forward Current	I _{SM}				- 70
Body Diode Voltage	V_{SD}	I _S = - 10 A, V _{GS} = 0 V		- 0.8	- 1.2
Body Diode Reverse Recovery Time	t _{rr}			35	70

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.

Body Diode Reverse Recovery Charge

Reverse Recovery Fall Time

Reverse Recovery Rise Time

b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

I_F = - 10 A, dl/dt = 100 A/µs, T_J = 25 °C

Unit

V

mV/°C

V

μΑ

А

Ω

S

pF

nC

Ω

ns

А

V

ns

nC

ns

Vishay Siliconix

Max.

- 1

± 2

± 0.2

- 1



Drain-Source Breakdown Voltage

V_{DS} Temperature Coefficient

V_{GS(th)} Temperature Coefficient

Gate-Source Threshold Voltage

Gate-Source Leakage

Parameter

Static

SPECIFICATIONS (T_J = 25 °C, unless otherwise noted)

Symbol

 V_{DS}

 $\Delta V_{DS}/T_J$

 $\Delta V_{GS(th)}/T_J$

V_{GS(th)}

I_{GSS}

Q_{rr}

ta

tb

Test Conditions

 V_{GS} = 0 V, I_{D} = - 250 μA

I_D = - 250 μA

 $V_{DS} = V_{GS}, I_D = -250 \ \mu A$

 $V_{DS} = 0$ V, $V_{GS} = \pm 8$ V

 V_{DS} = 0 V, V_{GS} = \pm 4.5 V

 $V_{DS} = -20 V, V_{GS} = 0 V$

Min.

- 20

- 0.4

Тур.

- 11

2.8

2

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000

T₁ = 25 °C

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

4.00 0.00 8 12 0 4 16 V_{GS} - Gate-Source Voltage (V) Gate Current vs. Gate-Source Voltage

www.vishay.com


20.00

16.00


12.00


8.00

l_{GSS} - Gate Current (mA)



Gate Current vs. Gate-Source Voltage






20


16

12

Transfer Characteristics



On-Resistance vs. Drain Current and Gate Voltage



Capacitance

S13-0789-Rev. A, 15-Apr-13

3

Document Number: 62837


Vishay Siliconix

2.0

On-Resistance (<u>D</u>) - 0.030 - 0.050 V_{DS} = 16 V

0.050

0.040



www.vishay.com

 $V_{DS} = 5 V$


 $I_{D} = 14 \text{ A}$

8


6

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

10




On-Resistance vs. Junction Temperature






R_{DS(on)} -0.010 T_J = 25 °C 0.000 0 2 3 4 5 1 V_{GS} - Gate-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage







Single Pulse Power, Junction-to-Ambient

w.vishay.com/doc?91000

S13-0789-Rev. A, 15-Apr-13

Vishay Siliconix

= 10 A I_D


4

Document Number: 62837





TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




* The power dissipation P_D is based on $T_{J(max.)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.




Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62837.

www.vishay.com

Vishay Siliconix

PowerPAK[®] ChipFET[®] Case Outline










Side view of single







Backside view of single pad



MILLIMETERS INCHES DIM. MIN. NOM. MAX. MIN. NOM. MAX. 0.75 0.85 0.028 0.030 0.033 А 0.70 A1 0 -0.05 0 -0.002 0.25 0.30 0.35 0.010 0.012 0.014 b 0.010 С 0.20 0.25 0.006 0.008 0.15 D 2.92 3.00 3.08 0.115 0.118 0.121 D1 1.75 1.87 2.00 0.069 0.074 0.079 1.20 1.32 0.047 0.052 D2 1.07 0.042 D3 0.20 0.25 0.30 0.008 0.010 0.012 Е 1.82 1.90 1.98 0.072 0.075 0.078 E1 1.38 1.50 1.63 0.054 0.059 0.064 E2 1.05 1.17 0.036 0.041 0.046 0.92 E3 0.45 0.50 0.55 0.018 0.020 0.022 0.65 BSC 0.026 BSC е Н 0.15 0.20 0.25 0.006 0.008 0.010 κ 0.25 0.010 ----K1 0.30 _ 0.012 -_ _ K2 0.20 _ _ 0.008 -_ K3 0.20 0.008 ----0.30 0.40 0.012 0.014 0.016 L 0.35 C14-0630-Rev. E, 21-Jul-14 DWG: 5940

Note

Millimeters will govern


Revision: 21-Jul-14

1



Application Note 826 Vishay Siliconix

RECOMMENDED MINIMUM PADS FOR PowerPAK[®] ChipFET[®] Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.



单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)

>>点击查看相关商品