HALOGEN

# Precision 8-Ch / Dual 4-Ch Low Voltage Analog Multiplexers

## **DESCRIPTION**

The DG408L, DG409L are low voltage pin-for-pin compatible companion devices to the industry standard DG408, DG409 with improved performance.

Using BiCMOS wafer fabrication technology allows the DG408L, DG409L to operate on single and dual supplies. Single supply voltage ranges from 3 V to 12 V while dual supply operation is recommended with  $\pm$  3 V to  $\pm$  6 V.

The DG408L is an 8 channel single-ended analog multiplexer designed to connect one of eight inputs to a common output as determined by a 3 bit binary address ( $A_0$ ,  $A_1$ ,  $A_2$ ). The DG409L is a dual 4 channel differential analog multiplexer designed to connect one of four differential inputs to a common dual output as determined by its 2 bit binary address ( $A_0$ ,  $A_1$ ). Break-before-make switching action to protect against momentary crosstalk between adjacent channels.

The DG408L, DG409L provides lower on-resistance, faster switching time, lower leakage, less power consumption, and higher off-isolation than the DG408, DG409.

#### **FEATURES**

- Pin-for-pin compatibility with DG408, DG409
- 2.7 V to 12 V single supply or ± 3 V to ± 6 V dual supply operation
- Lower on-resistance:  $R_{DS(on)}$  17  $\Omega$  typ.
- Fast switching: ton 38 ns, toff 18 ns
- Break-before-make guaranteed
- Low leakage: I<sub>S(OFF)</sub> 0.2 nA max.
- Low charge injection: 1 pC
- TTL, CMOS, LV logic (3 V) compatible
- 82 dB off-isolation at 1 MHz
- 2000 V ESD protection (HBM)
- Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912">www.vishay.com/doc?99912</a>

#### Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non-RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details.

#### **BENEFITS**

- High accuracy
- Single and dual power rail capacity
- Wide operating voltage range
- Simple logic interface

#### **APPLICATIONS**

- · Data acquisition systems
- Battery operated equipment
- Portable test equipment
- · Sample and hold circuits
- Communication systems
- SDSL, DSLAM
- · Audio and video signal routing

#### **FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS**


Top View

DG408L

D

DG409L

Dual-In- Line, SOIC, and TSSOP



S16-0276-Rev. J, 22-Feb-16 **1** Document Number: 71342



TRUTH	TABLE	(DG408L	)	
A <sub>2</sub>	A <sub>1</sub>	$A_0$	EN	ON SWITCH
Х	Х	Х	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

TRUTH TABLE (DG409L)							
<b>A</b> <sub>1</sub>	<b>A</b> <sub>0</sub>	EN	ON SWITCH				
Х	Х	0	None				
0	0	1	1				
0	1	1	2				
1	0	1	3				
1	1	1	4				

Logic "0" =  $V_{AL} \le 0.8 \text{ V}$ Logic "1" =  $V_{AH} \ge 2.4 \text{ V}$ X = do not care

#### Note

For low and high voltage levels for V<sub>AX</sub> and V<sub>EN</sub> consult "Digital Control" parameters for specific V+ operation.

ORDERING INFORMATION (DG408L)						
TEMP. RANGE	PACKAGE	PART NUMBER				
40 °C to . 95 °C	16-pin SOIC	DG408LDY DG408LDY-E3 DG408LDY-T1 DG408LDY-T1-E3				
-40 °C to +85 °C	16-pin TSSOP	DG408LDQ DG408LDQ-E3 DG408LDQ-T1 DG408LDQ-T1-E3				

ORDERING INFORMATION (DG409L)						
TEMP. RANGE	PACKAGE	PART NUMBER				
40 °C to 185 °C	16-pin SOIC	DG409LDY DG409LDY-E3 DG409LDY-T1 DG409LDY-T1-E3				
-40 °C to +85 °C	16-pin TSSOP	DG409LDQ DG409LDQ-E3 DG409LDQ-T1 DG409LDQ-T1-E3				

<b>ABSOLUTE MAXIMUM RATIN</b>	GS			
PARAMETER		LIMIT	UNIT	
Voltage Referenced V+ to V- e		14		
GND	7	V		
Digital Inputs <sup>a</sup> , V <sub>S</sub> , V <sub>D</sub>	(V-) - 0.3 to (V) + 0.3			
Current (any terminal)	30	A		
Peak Current, S or D (pulsed at 1 ms, 10 %	duty cycle max.)	100	mA	
Ctores a Tomporative	(A suffix)	-65 to +150	°C	
Storage Temperature	(D suffix)	-65 to +125		
	16-pin plastic TSSOP c	650		
Dawer Dissipation (package) h	16-pin narrow SOIC <sup>c</sup>	600	ma\\\	
Power Dissipation (package) <sup>b</sup>	16-pin CerDIP <sup>d</sup>	900	mW	
	LCC-20 e	750		

- a. Signals on  $S_X$ ,  $D_X$ ,  $A_X$ , or EN exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads soldered or welded to PC board.
- c. Derate 7.6 mW/°C above 75 °C.
- d. Derate 12 mW/°C above 75 °C
- e. Derate 10 mW/°C above 75 °C



SPECIFICATIONS (	Single Su	pply 12 V)							
		TEST CONDITIONS UNLESS OTHERWISE				<b>IFFIX</b> 0 +125 °C		JFFIX o +85 °C	
PARAMETER	SYMBOL	SPECIFIED V+ = 12 V, ± 10 %, V- = 0 V V <sub>EN</sub> = 0.8 V or 2.4 V f	TEMP.b	TYP. d	MIN. c	MAX.c	MIN. c	MAX.c	UNIT
Analog Switch									
Analog Signal Range e	V <sub>ANALOG</sub>		Full	-	0	12	0	12	V
Drain-Source	_	$V_D = 10.8 \text{ V}, V_D = 2 \text{ V or } 9 \text{ V},$	Room	17	-	29	-	29	
On-Resistance	R <sub>DS(on)</sub>	I <sub>S</sub> = 10 mA, sequence each switch on	Full	1	-	38	1	35	
R <sub>DS(on)</sub> Matching Between Channels <sup>g</sup>	$\Delta R_{DS}$	$V_D = 10.8 \text{ V}, V_D = 2 \text{ V or 9 V},$	Room	1	-	3	-	3	Ω
On-Resistance Flatness i	R <sub>FLAT(on)</sub>	$I_S = 10 \text{ mA},$	Room	3	-	7		7	
			Room	-	-1	1	-1	1	
Switch Off Leakage	I <sub>S(off)</sub>	$V_{EN} = 0 \text{ V}, V_{D} = 11 \text{ V or } 1 \text{ V},$	Full	-	-15	15	-10	10	
Current a		V <sub>S</sub> = 1 V or 11 V	Room	-	-1	1	-1	1	nA
	I <sub>D(off)</sub>		Full	-	-15	15	-10	10	ΠA
Channel On Leakage		V V 1Ver11V	Room	-	-1	1	-1	1	
Current a	I <sub>D(on)</sub>	$V_S = V_D = 1 \text{ V or } 11 \text{ V}$	Full	-	-15	15	-10	10	
Digital Control									
Logic High Input Voltage	V <sub>INH</sub>		Full	-	2.4	-	2.4	-	V
Logic Low Input Voltage	V <sub>INL</sub>		Full	-	-	0.8	-	8.0	V
Input Current	I <sub>IN</sub>	$V_{AX} = V_{EN} = 2.4 \text{ V or } 0.8 \text{ V}$	Full	-	-1.5	1.5	-1	1	μΑ
<b>Dynamic Characteristics</b>									
		$V_{S1} = 8 \text{ V}, V_{S8} = 0 \text{ V}, (DG408L)$	Room	30	-	60	-	60	
Transition Time	t <sub>TRANS</sub>	$V_{S1b} = 8 \text{ V}, V_{S4b} = 0 \text{ V}, (DG409L)$ see figure 2	Full	=	-	68	-	65	
Break-Before-Make Time	t <sub>OPEN</sub>	$V_{S(all)} = V_{DA} = 5 V$	Room	11	1	-	1	-	
Dieak-Deloie-Wake Tille		sée figure 4	Full	-	-	-	ı	-	ns
Enable Turn-On Time	t		Room	38	-	55	-	55	
Litable fulli-Off fillie	t <sub>ON(EN)</sub>	$V_{AX} = 0 \text{ V}, V_{S1} = 5 \text{ V (DG408L)}$ $V_{AX} = 0 \text{ V}, V_{S1b} = 5 \text{ V (DG409L)}$	Full	-	-	60	i	60	
Enable Turn-Off Time	t	see figure 3	Room	18	-	25	-	25	
Lilable ruin-Oil Time	t <sub>OFF(EN)</sub>		Full	-	-	30	-	30	
Charge Injection e	Q	$\begin{aligned} C_L = 1 \text{ nF, } V_{GEN} = 0 \text{ V,} \\ R_{GEN} = 0 \ \Omega \end{aligned}$	Room	1	-	5	i	5	рС
Off Isolation e, h	OIRR	$f = 100 \text{ kHz}, R_L = 1 \text{ k}\Omega$	Room	-70	-	-	-	-	dB
Crosstalk e	X <sub>TALK</sub>	1 = 100 kHz, H <sub>L</sub> = 1 ksz	Room	-82	-	-	-	-	иь
Source Off Capacitance e	C <sub>S(off)</sub>	$f = 1 \text{ MHz}, V_S = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	7	-	-	-	-	
Drain Off Capacitance e	C <sub>D(off)</sub>	f = 1 MHz, V <sub>D</sub> = 2.4 V, V <sub>EN</sub> = 0 V	Room	20	-	-	-	-	pF
Drain On Capacitance e	C <sub>D(on)</sub>	f = 1 MHz, V <sub>D</sub> = 0 V, V <sub>EN</sub> = 2.4 V (DG409L only)	Room	31	-	-	-	-	ρ,
Power Supplies									
Power Supply Range	V+			-	3	12	3	12	V
Power Supply Current	I+	$V_{EN} = V_A = 0 \text{ V or 5 V}$	Room	0.2	-	0.7	-	0.7	μΑ

- a. Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- b. Room = 25  $^{\circ}$ C, Full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f. V<sub>IN</sub> = input voltage to perform proper function.
- g.  $\Delta R_{DS(on)} = R_{DS(on)} \text{ max.} R_{DS(on)} \text{ min.}$
- h. Worst case isolation occurs on Channel 4 do to proximity to the drain pin.
- i. R<sub>DS(on)</sub> flatness is measured as the difference between the minimum and maximum measured values across a defined Analog signal.

SPECIFICATIONS (	Dual Supp	oly V+ = 5 V, V - = -5 V)							
24244		TEST CONDITIONS UNLESS OTHERWISE			<b>A SUFFIX</b> -55 °C to +125 °C		<b>D SUFFIX</b> -40 °C to +85 °C		
PARAMETER	SYMBOL	<b>SPECIFIED</b> V+ = 5 V, $\pm$ 10 %, V- = -5 V V <sub>EN</sub> = 0.6 V or 2.4 V f	TEMP.b	TYP.d	MIN. °	MAX.°	MIN. c	MAX. c	UNIT
Analog Switch									
Analog Signal Range e	V <sub>ANALOG</sub>		Full	-	-5	5	-5	5	V
Drain-Source	R <sub>DS(on)</sub>	$V_D = \pm 3.5 \text{ V}, I_S = 10 \text{ mA},$	Room	20	-	40	-	40	Ω
On-Resistance	1 DS(on)	sequence each switch on	Full	-	-	50	-	50	32
	I <sub>S(off)</sub>	V 55 V 55 V	Room	-	-1	1	-1	1	
Switch Off Leakage	15(011)	V+ = 5.5, V- = 5.5 V $V_{EN} = 0 V, V_D = \pm 4.5 V,$	Full	-	-15	15	-10	10	
Current <sup>a</sup>	I <sub>D(off)</sub>	$V_{S} = \pm 4.5 \text{ V}$	Room	-	-1	1	-1	1	1
	·D(OII)		Full	-	-15	15	-10	10	nA
Channel On Leakage		V+ = 5.5  V, V- = -5.5  V,	Room	-	-1	1	-1	1	
Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{EN} = 2.4 \text{ V}, V_{D} = \pm 4.5 \text{ V}, V_{S} = \pm 4.5 \text{ V}$	Full	-	-15	15	-10	10	
Digital Control									
Logic High Input Voltage	V <sub>INH</sub>		Full	-	2.4	-	2.4	-	V
Logic Low Input Voltage	V <sub>INL</sub>		Full	-	-	0.6	-	0.6	
Input Current <sup>a</sup>	I <sub>IN</sub>	$V_{AX} = V_{EN} = 2.4 \text{ V or } 0.6 \text{ V}$	Full	-	-1.5	1.5	-1	1	μΑ
<b>Dynamic Characteristics</b>									
T ''' T' 0		$V_{S1} = 3.5 \text{ V}, V_{S8} = 0 \text{ V}, (DG408L)$	Room	30	-	60	-	60	
Transition Time <sup>e</sup>	t <sub>TRANS</sub>	$V_{S1b} = 3.5 \text{ V}, V_{S4b} = 0 \text{ V}, (DG409L)$ see figure 2	Full	-	-	78	-	65	
Break-Before-Make Time e		$V_{S(all)} = V_{DA} = 3.5 \text{ V},$	Room	8	1	-	1	-	
break-before-wake filme	t <sub>OPEN</sub>	see figure 4	Full	-	-	-	-	-	ns
Enable Turn-On Time <sup>e</sup>	t		Room	25	-	55	-	55	
Linable Fulli-Off fillies	t <sub>ON(EN)</sub>	$V_{AX} = 0 \text{ V}, V_{S1} = 3.5 \text{ V} (DG408L)$ $V_{AX} = 0 \text{ V}, V_{S1b} = 3.5 \text{ V} (DG409L)$	Full	-	-	68	-	60	
Enable Turn-Off Time <sup>e</sup>	torr/r	see figure 3	Room	20	-	40	-	40	
Litable fulli-Oil fillile	t <sub>OFF(EN)</sub>	-	Full	-	-	50	-	45	
Source Off Capacitance e	C <sub>S(off)</sub>	$f = 1 \text{ MHz}, V_S = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	6	-	-	-	-	
Drain Off Capacitance e	C <sub>D(off)</sub>	$f = 1 \text{ MHz}, V_D = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	15	-	-	-	-	pF
Drain On Capacitance e	C <sub>D(on)</sub>	$f=1~MHz,V_D=0~V,V_{EN}=2.4~V$	Room	29	-	-	-	-	

- a. Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- b. Room = 25 °C, full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this datasheet.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.
- g.  $\Delta R_{DS(on)} = R_{DS(on)} max. R_{DS(on)} min.$
- h. Worst case isolation occurs on channel 4 do to proximity to the drain pin.
- i. R<sub>DS(on)</sub> flatness is measured as the difference between the minimum and maximum measured values across a defined Analog signal.



SPECIFICATIONS (Single Supply 5 V)									
DADAMETED	CYMPOL	TEST CONDITIONS UNLESS OTHERWISE	TEMP.b	TYP. d		<b>IFFIX</b> 0 +125 °C		IFFIX o +85 °C	LINUT
PARAMETER	SYMBOL	SPECIFIED V+ = 5 V, ± 10 %, V- = 0 V V <sub>EN</sub> = 0.6 V or 2.4 V <sup>f</sup>	TEMP.	ITP.	MIN. °	MAX.°	MIN. °	MAX. c	UNIT
Analog Switch									
Analog Signal Range e	V <sub>ANALOG</sub>		Full	-	0	5	0	5	V
Drain-Source On-Resistance	R <sub>DS(on)</sub>	$V+ = 4.5 \text{ V}, V_D \text{ or } V_S = 1 \text{ V or } 3.5 \text{ V}, I_S = 5 \text{ mA}$	Room Full	35 -	-	49 62	-	40 62	
R <sub>DS(on)</sub> Matching Between Channels <sup>9</sup>	$\Delta R_{DS}$	$V+ = 4.5 \text{ V}, V_D = 1 \text{ V or } 3.5 \text{ V},$	Room	1.5	-	3	-	3	Ω
On-Resistance Flatness i	R <sub>FLAT(on)</sub>	$I_S = 5 \text{ mA}$	Room	-	-	4	-	4	
			Room	-	-1	1	-1	1	
Switch Off Leakage	I <sub>S(off)</sub>	$V+ = 5.5 \text{ V}, V_S = 1 \text{ V or } 4 \text{ V},$	Full	-	-15	15	-10	10	
Current a		$V_D = 4 \text{ V or } 1 \text{ V}$	Room	-	-1	1	-1	1	^
	I <sub>D(off)</sub>		Full	-	-15	15	-10	10	nA
Channel On Leakage		$V+ = 5.5 V$ , $V_D = V_S = 1 V$ or $4 V$ ,	Room	-	-1	1	-1	1	
Current a	I <sub>D(on)</sub>	sequence each switch on	Full	-	-15	15	-10	10	
Digital Control									
Logic High Input Voltage	V <sub>INH</sub>	V+ = 5 V	Full	-	2.4	-	2.4	-	V
Logic Low Input Voltage	V <sub>INL</sub>	V+ = 5 V	Full	-	-	0.6	-	0.6	
Input Current a	I <sub>IN</sub>	$V_{AX} = V_{EN} = 2.4 \text{ V or } 0.6 \text{ V}$	Full	-	-1.5	1.5	-1	1	μΑ
Dynamic Characteristics									
		$V_{S1} = 3.5 \text{ V}, V_{S8} = 0 \text{ V}, (DG408L)$	Room	44	-	125	ı	125	
Transition Time <sup>e</sup>	t <sub>TRANS</sub>	$V_{S1b} = 3.5 \text{ V}, V_{S4b} = 0 \text{ V}, (DG409L)$ see figure 2	Full	-	-	138	-	135	
Break-Before-Make Time e	t <sub>OPEN</sub>	$V_{S(all)} = V_{DA} = 3.5 V,$	Room	17	1	-	1	-	
	JOPEN	see figure 4	Full	-	-	-	-	-	ns
Enable Turn-On Time e	t <sub>ON(EN)</sub>	V 0.V V 0.5 V/D0.4001	Room	43	-	60	-	60	
	-ON(LIN)	$V_{AX} = 0 \text{ V}, V_{S1} = 3.5 \text{ V} (DG408L)$ $V_{AX} = 0 \text{ V}, V_{S1b} = 3.5 \text{ V} (DG409L)$	Full	-	-	70	-	65	
Enable Turn-Off Time e	t <sub>OFF(EN)</sub>	see figure 3	Room	26	-	45	-	45	
	*OFF(EIN)		Full	-	-	60	-	50	
Charge Injection e	Q	$C_L$ = 1 nF, $R_{GEN}$ = 0 $\Omega$ , $V_{GEN}$ = 0 V	Room	-1	-	-	-	-	рС
Off Isolation e, h	OIRR	$f = 100 \text{ kHz}, R_L = 1 \text{ k}\Omega$	Room	-70	-	-	ı	-	dB
Crosstalk e	X <sub>TALK</sub>	I = 100 KHZ, NL = 1 KS2	Room	-80	-	-		-	ub
Source Off Capacitance e	C <sub>S(off)</sub>	$f = 1 \text{ MHz}, V_S = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	8	-	-	-	-	
Drain Off Capacitance e	C <sub>D(off)</sub>	$f = 1 \text{ MHz}, V_D = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	21		-	-	-	рF
Drain On Capacitance e	C <sub>D(on)</sub>	$f = 1 \text{ MHz}, V_D = 0 \text{ V}, V_{EN} = 2.4 \text{ V}$	Room	32	-	-	-	-	

- a. Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- b. Room = 25 °C, full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.
- g.  $\Delta R_{DS(on)} = R_{DS(on)} \text{ max.} R_{DS(on)} \text{ min.}$
- h. Worst case isolation occurs on channel 4 do to proximity to the drain pin.
- i. R<sub>DS(on)</sub> flatness is measured as the difference between the minimum and maximum measured values across a defined Analog signal.



PARAMETER	SYMBOL	TEST CONDITIONS UNLESS OTHERWISE SPECIFIED	TEMP.b	IP.b TYP.d	<b>A SUFFIX</b> -55 °C to +125 °C		D SUFFIX -40 °C to +85 °C		UNIT
FANAMETEN	STWIDOL	V+ = 3 V, ± 10 %, V- = 0 V V <sub>EN</sub> = 0.4 V or 2 V <sup>f</sup>	I LIVIF.	1117.	MIN. °	MAX.c	MIN. °	MAX.c	ONT
Analog Switch									
Analog Signal Range e	V <sub>ANALOG</sub>		Full	-	0	3	0	3	V
Drain-Source On-Resistance	R <sub>DS(on)</sub>	$V+ = 2.7 \text{ V}, V_D = 0.5 \text{ or } 2.2 \text{ V},$ $I_S = 5 \text{ mA}$	Room	60 -	-	80	-	80	Ω
On resistance		18 - 0 1114	Full	-	-	105 1	-	100	
0 11 1 0 11 1	I <sub>S(off)</sub>	.,	Room Full	-	-1 -15	15	-1 -10	10	Ī
Switch Off Leakage Current <sup>a</sup>		$V_{+} = 3.3 \text{ V}, V_{S} = 2 \text{ or } 1 \text{ V}, V_{D} = 1 \text{ or } 2 \text{ V}$	Room	_	-15 -1	1	-10	10	i I
Carrone	I <sub>D(off)</sub>	V <sub>D</sub> = 1 3. 2 V	Full	_	-15	15	-10	10	nA
Channal On Laglaga		V. 22VV V 1Ver2V	Room	_	-13	1	-10	1	Ī
Channel On Leakage Current <sup>a</sup>	I <sub>D(on)</sub>	$V+ = 3.3 \text{ V}, V_D = V_S = 1 \text{ V or } 2 \text{ V},$ sequence each switch on	Full	_	-15	15	-10	10	
Digital Control		·							
Logic High Input Voltage	V <sub>INH</sub>		Full	_	2	-	2	-	
Logic Low Input Voltage	V <sub>INL</sub>		Full	-	-	0.4	-	0.4	V
Input Current a	I <sub>IN</sub>	$V_{AX} = V_{EN} = 2.4 \text{ V or } 0.4 \text{ V}$	Full	-	-1.5	1.5	-1	1	μΑ
<b>Dynamic Characteristics</b>	•								
		V <sub>S1</sub> = 1.5 V, V <sub>S8</sub> = 0 V, (DG408L)	Room	75	-	150	-	150	
Transition Time	t <sub>TRANS</sub>	$V_{S1b} = 1.5 \text{ V}, V_{S4b} = 0 \text{ V}, (DG409L)$ see figure 2	Full	-	-	175	-	175	Ī
Break-Before-Make Time	t <sub>OPEN</sub>	$V_{S(all)} = V_{DA} = 1.5 V,$	Room	32	1	-	1	-	Ī
Break Before Wake Time	OPEN	see figure 4	Full	-	-	-	-	-	ns
Enable Turn-On Time	t <sub>ON(EN)</sub>	1 5 1/150 4001	Room	70	-	95	-	95	ı
	-ON(EN)	$V_{AX} = 0 \text{ V}, V_{S1} = 1.5 \text{ V} (DG408L)$ $V_{AX} = 0 \text{ V}, V_{S1b} = 1.5 \text{ V} (DG409L)$	Full	-	-	115	-	105	
Enable Turn-Off Time	t <sub>OFF(EN)</sub>	see figure 3	Room	55	-	100	-	100	
	OI I (LIV)		Full	-	-	115	-	105	
Charge Injection <sup>e</sup>	Q	$C_L$ = 1 nF, $R_{GEN}$ = 0 $\Omega$ , $V_{GEN}$ = 1.5 V	Room	0.4	-	-	-	-	рС
Off Isolation e, h	OIRR	$f = 100 \text{ kHz}, R_1 = 50 \Omega$	Room	-70	-	-	-	-	dB
Crosstalk <sup>e</sup>	X <sub>TALK</sub>	, _	Room	-79	-	-	-	-	uБ
Source Off Capacitance e	C <sub>S(off)</sub>	$f = 1 \text{ MHz}, V_S = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	8	-	-	-	-	. <u></u>
Drain Off Capacitance e	C <sub>D(off)</sub>	$f = 1 \text{ MHz}, V_D = 0 \text{ V}, V_{EN} = 0 \text{ V}$	Room	19	-	-	-	-	рF
Drain On Capacitance e	C <sub>D(on)</sub>	$f = 1 \text{ MHz}, V_D = 0 \text{ V}, V_{EN} = 2 \text{ V}$ (DG409L only)	Room	33	-	-	-	-	۳,


#### **Notes**

- a. Leakage parameters are guaranteed by worst case test condition and not subject to production test.
- b. Room = 25  $^{\circ}$ C, full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.
- g.  $\Delta R_{DS(on)} = R_{DS(on)} \text{ max.} R_{DS(on)} \text{ min.}$
- h. Worst case isolation occurs on channel 4 do to proximity to the drain pin.
- i. R<sub>DS(on)</sub> flatness is measured as the difference between the minimum and maximum measured values across a defined Analog signal.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




R<sub>DS(on)</sub> vs. V<sub>D</sub> and Power Supply




Input Threshold vs. V+ Supply Voltage




 $R_{DS(on)}\, vs.\, V_D$  and Temperature



 $R_{DS(on)}$  vs.  $V_D$  and Power Supply




R<sub>DS(on)</sub> vs. V<sub>D</sub> and Temperature




Switching Time vs. Positive Supply Voltage




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Leakage Current vs. Analog Voltage




Charge Injection vs. Analog Voltage




Drain/Source Capacitance vs. Analog Voltage



Switching Time vs. Dual Power Supply Voltage



Insertion Loss, Off Isolation, and Crosstalk vs. Frequency (Single Supply)



Charge Injection vs. Analog Voltage



## **SCHEMATIC DIAGRAM** (Typical Channel)




Fig. 1

#### **TEST CIRCUITS**




Fig. 2 - Transition Time



### **TEST CIRCUITS**




Fig. 3 - Enable Switching Time




Fig. 4 - Break-Before-Make Interval



### **TEST CIRCUITS**




Fig. 5 - Charge Injection




Fig. 6 - Off Isolation




Fig. 7 - Crosstalk




Fig. 8 - Insertion Loss





Fig. 9 - Source Drain Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?71342">www.vishay.com/ppg?71342</a>.




SOIC (NARROW): 16-LEAD
JEDEC Part Number: MS-012



	MILLIM	MILLIMETERS		HES			
Dim	Min	Max	Min	Max			
Α	1.35	1.75	0.053	0.069			
A <sub>1</sub>	0.10	0.20	0.004	0.008			
В	0.38	0.51	0.015	0.020			
С	0.18	0.23	0.007	0.009			
D	9.80	10.00	0.385	0.393			
E	3.80	4.00	0.149	0.157			
е	1.27	BSC	0.050	BSC			
Н	5.80	6.20	0.228	0.244			
L	0.50	0.93	0.020	0.037			
0	0°	8°	0°	8°			
ECN: S-03946—Rev E 09- Jul-01							

ECN: S-03946—Rev. F, 09-Jul-01


DWG: 5300





Document Number: 71194 www.vishay.com 02-Jul-01 sww.vishay.com



**TSSOP: 16-LEAD** 







	DIMENSIONS IN MILLIMETERS						
Symbols	Min	Nom	Max				
Α	-	1.10	1.20				
A1	0.05	0.10	0.15				
A2	=	1.00	1.05				
В	0.22	0.28	0.38				
С	=	0.127	=				
D	4.90	5.00	5.10				
E	6.10	6.40	6.70				
E1	4.30	4.40	4.50				
е	-	0.65	-				
L	0.50	0.60	0.70				
L1	0.90	1.00	1.10				
у	=	-	0.10				
θ1	0°	3°	6°				
ECN: S-61920-Rev. D, 23-0	Oct-06						


ECN: S-61920-Rev. D, 23-Oct-06

DWG: 5624

Document Number: 74417
23-Oct-06
www.vishay.com




## **RECOMMENDED MINIMUM PAD FOR TSSOP-16**



Recommended Minimum Pads Dimensions in inches (mm)



## **RECOMMENDED MINIMUM PADS FOR SO-16**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)