IRL530S, SiHL530S

Vishay Siliconix



D²PAK (TO-263)

PRODUCT SUMMARY

V_{DS} (V)

 $R_{DS(on)}(\Omega)$

Q_{as} (nC)

Q_{gd} (nC)

Q_q (Max.) (nC)

Configuration

Power MOSFET

S

N-Channel MOSFET

0.16

100

28

3.8

14

Single

 $V_{GS} = 5.0 V$



- Surface-mount
- Available in tape and reel
- Dynamic dV/dt rating
- · Repetitive avalanche rated
- Logic level gate drive
- R_{DS(on)} specified at V_{GS} = 4 V and 5 V
- 175 °C operating temperature
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK (TO-263) is a surface-mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on resistance in any existing surface-mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

ORDERING INFORMATION						
Package	D ² PAK (TO-263)					
Lead (Pb)-free and Halogen-free	SiHL530STRR-GE3a					
Lead (Pb)-free	IRL530STRRPbF ^a					

Note

a. See device orientation

PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-Source Voltage			V _{DS}	100	v	
Gate-Source Voltage			V _{GS}	± 10	V	
Continuous Drain Current	V_{GS} at 5 V $T_C = 25 \degree C$ $T_C = 100 \degree C$			15		
Continuous Drain Current	VGS at 5 V	T _C = 100 °C	ID	11	А	
Pulsed Drain Current ^a	I _{DM}	60	1			
Linear Derating Factor		0.59	− W/°C			
Linear Derating Factor (PCB Mount) ^e		0.025				
Single Pulse Avalanche Energy ^b		E _{AS}	290	mJ		
Repetitive Avalanche Current ^a		I _{AR}	15	A		
Repetitive Avalanche Energy ^a		E _{AR}	8.8	mJ		
Maximum Power Dissipation	Р	88	w			
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C		P _D	3.7	vv	
Peak Diode Recovery dV/dtc	dV/dt	5.5	V/ns			
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 175	°C			
Soldering Recommendations (Peak Temperature)		300 ^d				

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 1.9 mH, $R_g = 25 \Omega$, $I_{AS} = 15 \text{ A}$ (see fig. 12) c. $I_{SD} \le 15 \text{ A}$, dI/dt $\le 140 \text{ A/µs}$, $V_{DD} \le V_{DS}$, $T_J \le 175 \text{ °C}$

1.6 mm from case d.

e. When mounted on 1" square PCB (FR-4 or G-10 material)

S21-0932-Rev. D, 13-Sep-2021







Vishay Siliconix

THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYP.	MAX.	UNIT			
Maximum Junction-to-Ambient	R _{thJA}	-	62				
Maximum Junction-to Ambient (PCB	R _{thJA}	-	40	°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.7				

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material)

RAMETER SYMBOL TEST CONDITIONS				MIN.	TYP.	MAX.	UNIT	
Static								
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0, I_D = 250 \ \mu A$		100	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	-	0.14	-	V/°C		
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V$	/ _{GS} , I _D = 250 μΑ	1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}	Vo	_{GS} = ± 10 V	-	-	± 100	nA	
Zara Cata Valtaga Drain Current		$V_{DS} = 1$	100 V, V _{GS} = 0 V	-	-	25		
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 80 V, V	-	-	250	μA		
Drein Source On State Registeres		$V_{GS} = 5.0 V$	I _D = 9.0 A ^b	-	-	0.16		
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 4.0 V$	I _D = 7.5 A ^b	-	-	0.22	Ω	
Forward Transconductance	g _{fs}	V _{DS} = 5	50 V, I _D = 9.0 A ^b	6.4	-	-	S	
Dynamic								
Input Capacitance	C _{iss}	, N	V _{GS} = 0 V,	-	930	-	pF	
Output Capacitance	C _{oss}	V	/ _{DS} = 25 V,	-	250	-		
Reverse Transfer Capacitance	C _{rss}	f = 1.0	-	57	-			
Total Gate Charge	Qg			-	-	28		
Gate-Source Charge	Q _{gs}	V _{GS} = 5.0 V	I _D = 15 A, V _{DS} = 80 V, see fig. 6 and 13 ^b	-	-	3.8	nC	
Gate-Drain Charge	Q _{gd}			-	-	14		
Turn-On Delay Time	t _{d(on)}	V_{DD} = 50 V, I _D = 15 A, R _g = 12 Ω, R _D = 32 Ω, see fig. 10 ^b		-	4.7	-	- ns	
Rise Time	t _r			-	100	-		
Turn-Off Delay Time	t _{d(off)}			-	22	-		
Fall Time	t _f		-	48	-			
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") fr	-	4.5	-			
Internal Source Inductance	L _S	package and c of die contact	-	7.5	-	nH		
Drain-Source Body Diode Characteristics						-		
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	15	A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	60		
Body Diode Voltage	V _{SD}	$T_{\rm J}$ = 25 °C, $I_{\rm S}$ = 15 A, $V_{\rm GS}$ = 0 V ^b		-	-	2.5	V	
Body Diode Reverse Recovery Time	t _{rr}	T 25 °C J	: 15 A, dl/dt = 100 A/µs ^b	-	150	200	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	$J = 25 \text{ C}, I_{\text{F}} =$	$15 \text{ A}, \text{ u/ul} = 100 \text{ A/}\mu\text{S}^{5}$	-	0.93	1.4	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn	-on time is negligible (turr	-on is do	minated	by Ls and	d L _D)	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width \leq 300 µs; duty cycle \leq 2 %

2 For technical questions, contact: <u>hvm@vishay.com</u>



50 v


WIDTH 5.0

4.5




Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



VGS = 5V



Vishay Siliconix






Fig. 4 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Source-Drain Diode Forward Voltage





Fig. 5 - Typical Gate Charge vs. Gate-to-Source Voltage







Vishay Siliconix




Fig. 8 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

IRL530S, SiHL530S

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

IRL530S, SiHL530S





Peak Diode Recovery dV/dt Test Circuit



a. V_{GS} = 5 V for logic level devices

Fig. 10 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91342.

For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000

TO-263AB (HIGH VOLTAGE)

∕3 ⁄4

2 x 🗗

A

н

−2 x b2 <−2 x b

Plating

ł

Detail A

(Datum A)

D

 $\underline{4}$ 11

		Lead tip		(c) (b, b2) Section B - B and C - C Scale: none			$\begin{array}{c} \hline \\ \hline $				
	MILLIMETERS		INCHES			MILLIMETERS		INCHES			
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-	
A1	0.00	0.25	0.000	0.010		Е	9.65	10.67	0.380	0.420	
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-	
b1	0.51	0.89	0.020	0.035		е	2.54 BSC		0.100 BSC		
b2	1.14	1.78	0.045	0.070		Н	14.61	15.88	0.575	0.625	
b3	1.14	1.73	0.045	0.068		L	1.78	2.79	0.070	0.110	
С	0.38	0.74	0.015	0.029		L1	-	1.65	-	0.066	
c1	0.38	0.58	0.015	0.023		L2	-	1.78	-	0.070	
c2	1.14	1.65	0.045	0.065		L3	0.25	BSC	0.010	BSC	
D	8.38	9.65	0.330	0.380		L4	4.78	5.28	0.188	0.208	

Α

Δ

// ± 0.004 M B

b1, b3

Base metal

- Notes
- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.



H

B

A1

D1 4

Gauge plane

. Ŀ3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix**

Seating plane



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)