# SiHD7N60E

RoHS

COMPLIANT


HALOGEN

**Vishay Siliconix** 



# **E Series Power MOSFET**

PRODUCT SUMMARY			
V <sub>DS</sub> (V) at T <sub>J</sub> max.	650		
R <sub>DS(on)</sub> max. at 25 °C (Ω)	$V_{GS} = 10 V$	0.6	
Q <sub>g</sub> max. (nC)	40		
Q <sub>gs</sub> (nC)	5		
Q <sub>gd</sub> (nC)	9		
Configuration	Single		



N-Channel MOSFET

### FEATURES

- Low figure-of-merit (FOM) Ron x Qg
- Low input capacitance (C<sub>iss</sub>)
- · Reduced switching and conduction losses
- Ultra low gate charge (Q<sub>q</sub>)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

#### **APPLICATIONS**

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
- Welding
  - Induction heating
  - Motor drives
  - Battery chargers
- Renewable energy
- Solar (PV inverters)

ORDERING INFORMATION	
Package	DPAK (TO-252)
	SiHD7N60E-GE3
Lood (Db) free and Lielegen free	SiHD7N60ET1-GE3
Lead (Pb)-free and Halogen-free	SiHD7N60ET5-GE3
	SiHD7N60ET4-GE3

ABSOLUTE MAXIMUM RATINGS (T <sub>C</sub> :	= 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain Source Voltage				600	
Drain-Source Voltage	T <sub>C</sub> = -25 °C, I <sub>D</sub> = 250 μA		V <sub>DS</sub>	575	V
Gate-Source Voltage			V <sub>GS</sub>	± 30	
Continuous Drain Current (T. 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C T <sub>C</sub> = 100 °C		7	A
Continuous Drain Current (T <sub>J</sub> = 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	ID	5	
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	18	
Linear Derating Factor				0.63	W/°C
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	43	mJ
Maximum Power Dissipation			PD	78	W
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-Source Voltage Slope $T_J = 125 \text{ °C}$		-1) / / -14			
Reverse Diode dV/dt <sup>d</sup>			dV/dt	3	V/ns
Soldering Recommendations (Peak Temperature) <sup>c</sup>	for	10 s		300	°C

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.

b.  $V_{DD} = 50$  V, starting  $T_J = 25$  °C, L = 13.8 mH,  $R_g = 25 \Omega$ ,  $I_{AS} = 2.5$  A.

c. 1.6 mm from case.

d.  $I_{SD} \leq I_D$ , dl/dt = 100 A/µs, starting  $T_J$  = 25 °C.

S15-0291-Rev. D, 23-Feb-15

1 For technical questions, contact: <u>hvm@vishay.com</u> Document Number: 91510

www.vishay.com

# SiHD7N60E

Vishay Siliconix

THERMAL RESISTANCE RATI	NGS			
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	62	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	1.6	C/ W

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static		ļ			l	1	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> =	= 0 V, I <sub>D</sub> = 250 μΑ	609	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I <sub>D</sub> = 1 mA	-	0.68	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	: V <sub>GS</sub> , I <sub>D</sub> = 250 μΑ	2	-	4	V
	()	-	V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 30 V	-	-	± 1	μA
			= 600 V, V <sub>GS</sub> = 0 V	-	_	1	<u> </u>
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		<sup>7</sup> , V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	_	_	10	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	$I_{\rm D} = 3.5 \rm{A}$	-	0.5	0.6	Ω
Forward Transconductance	g <sub>fs</sub>		= 50 V, I <sub>D</sub> = 3.5 A	-	1.9	-	S
Dynamic	0.0		, 5		I		1
Input Capacitance	C <sub>iss</sub>		V 0.V	-	680	-	
Output Capacitance	C <sub>oss</sub>	- ·	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V,		39	-	
Reverse Transfer Capacitance	C <sub>rss</sub>	-	f = 1 MHz	-	5	-	
Effective Output Capacitance, Energy Related <sup>a</sup>	C <sub>o(er)</sub>	- V <sub>DS</sub> = 0 V to 480 V, V <sub>GS</sub> = 0 V		-	34	-	pF
Effective Output Capacitance, Time Related <sup>b</sup>	C <sub>o(tr)</sub>			-	100	-	1
Total Gate Charge	Qg			-	20	40	
Gate-Source Charge	Q <sub>gs</sub>	$V_{GS} = 10 V$	$I_D = 3.5 \text{ A}, V_{DS} = 480 \text{ V}$	-	5	-	nC
Gate-Drain Charge	Q <sub>gd</sub>			-	9	-	
Turn-On Delay Time	t <sub>d(on)</sub>			-	13	26	
Rise Time	t <sub>r</sub>		480 V, I <sub>D</sub> = 3.5 A,	-	13	26	ns
Turn-Off Delay Time	t <sub>d(off)</sub>	V <sub>GS</sub> =	= 10 V, ${\sf R}_{\sf g}$ = 9.1 $\Omega$	-	24	48	115
Fall Time	t <sub>f</sub>			-	14	28	
Gate Input Resistance	Rg	f = 1	MHz, open drain	-	1.1	-	Ω
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	showing the	MOSFET symbol		-	7	
Pulsed Diode Forward Current	I <sub>SM</sub>	p - n junction diode		-	-	18	A
Diode Forward Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	C, I <sub>S</sub> = 3.5 A, V <sub>GS</sub> = 0 V	-	-	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	-		-	230	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>	$T_J = 2$	5 °C, I <sub>F</sub> = I <sub>S = 3.5 Α</sub> , 100 Α/μs <sup>, V</sup> <sub>R</sub> = 20 V	-	1.9	-	μC
Reverse Recovery Current	I <sub>RRM</sub>	ai/at =	του Α/μs <sup>,</sup> * <sub>R</sub> = 20 V	_	14	_	A

#### Notes

a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .

b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .

2

Document Number: 91510

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 -  $C_{\rm oss}$  and  $E_{\rm oss}$  vs.  $V_{\rm DS}$ 

S15-0291-Rev. D, 23-Feb-15

3

Document Number: 91510

For technical questions, contact: <u>hvm@vishay.com</u>
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFI
Downloaded From Oneyac.com
Wvishay.com/doc?91000



SiHD7N60E

**Vishay Siliconix** 




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 8 - Typical Source-Drain Diode Forward Voltage






Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage

S15-0291-Rev. D, 23-Feb-15

4





Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case



www.vishay.com

Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit

V<sub>DS</sub>  $V_{DD}$ V<sub>DS</sub> I<sub>AS</sub>

Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit


S15-0291-Rev. D, 23-Feb-15

5 For technical questions, contact: hvm@vishay.com Document Number: 91510


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFI Downloaded From Oneyac.com w.vishay.com/doc?91000

SiHD7N60E

## **Vishay Siliconix**



### Peak Diode Recovery dV/dt Test Circuit



a.  $V_{GS} = 5$  V for logic level devices

Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?91510">www.vishay.com/ppg?91510</a>.

SHA


www.vishay.com






**TO-252AA Case Outline** 

## VERSION 1: FACILITY CODE = Y








	MILLIMETERS		
DIM.	MIN.	MAX.	
А	2.18	2.38	
A1	-	0.127	
b	0.64	0.88	
b2	0.76	1.14	
b3	4.95	5.46	
С	0.46	0.61	
C2	0.46	0.89	
D	5.97	6.22	
D1	4.10	-	
E	6.35	6.73	
E1	4.32	-	
Н	9.40	10.41	
е	2.28	BSC	
e1	4.56	BSC	
L	1.40	1.78	
L3	0.89	1.27	
L4	-	1.02	
L5	1.01	1.52	

#### Note

• Dimension L3 is for reference only



## **VERSION 2: FACILITY CODE = N**



	MILLIMETERS		
DIM.	MIN.	MAX.	
A	2.18	2.39	
A1	-	0.13	
b	0.65	0.89	
b1	0.64	0.79	
b2	0.76	1.13	
b3	4.95	5.46	
с	0.46	0.61	
c1	0.41	0.56	
c2	0.46	0.60	
D	5.97	6.22	
D1	5.21	-	
E	6.35	6.73	
E1	4.32	-	
e	2.29	BSC	
Н	9.94	10.34	

	MILLIMETERS		
DIM.	MIN.	MAX.	
L	1.50	1.78	
L1	2.74	ref.	
L2	0.51	BSC	
L3	0.89	1.27	
L4	-	1.02	
L5	1.14	1.49	
L6	0.65	0.85	
θ	0°	10°	
θ1	0°	15°	
θ2	25°	35°	

#### Notes

Dimensioning and tolerance confirm to ASME Y14.5M-1994

All dimensions are in millimeters. Angles are in degrees

Heat sink side flash is max. 0.8 mm

Radius on terminal is optional •

ECN: E19-0649-Rev. Q, 16-Dec-2019 DWG: 5347


2



# **Package Information**

**Vishay Siliconix** 

## **TO-252AA (HIGH VOLTAGE)**



	MILLI	MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.	
E	6.40	6.73	0.252	0.265	
L	1.40	1.77	0.055	0.070	
L1	2.743	3 REF	0.108 REF		
L2	0.508	3 BSC	0.020	BSC	
L3	0.89	1.27	0.035	0.050	
L4	0.64	1.01	0.025	0.040	
D	6.00	6.22	0.236	0.245	
Н	9.40	10.40	0.370	0.409	
b	0.64	0.88	0.025	0.035	
b2	0.77	1.14	0.030	0.045	
b3	5.21	5.46	0.205	0.215	
е	2.286	BSC	0.090 BSC		
А	2.20	2.38	0.087	0.094	
A1	0.00	0.13	0.000	0.005	
C	0.45	0.60	0.018	0.024	
c2	0.45	0.58	0.018	0.023	
D1	5.30	-	0.209	-	
E1	4.40	-	0.173	-	
θ	0'	10'	0'	10'	

#### Notes

1. Package body sizes exclude mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.10 mm per side.

2. Package body sizes determined at the outermost extremes of the plastic body exclusive of mold flash, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.

3. The package top may be smaller than the package bottom.

4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm total in excess of "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.



## **RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)