

16-Channel Wideband Video Multiplexers

DESCRIPTION

The DG535/536 are 16-channel multiplexers designed for routing one of 16 wideband analog or digital input signals to a single output. They feature low input and output capacitance, low on-resistance, and n-channel DMOS "T" switches, resulting in wide bandwidth, low crosstalk and high "off" isolation. In the on state, the switches pass signals in either direction, allowing them to be used as multiplexers or as demultiplexers.

On-chip address latches and decode logic simplify microprocessor interface. Chip Select and Enable inputs simplify addressing in large matrices. Single-supply operation and a low 75 μ W power consumption vastly reduces power supply requirements.

Theses devices are built on a proprietary D/CMOS process which creates low-capacitance DMOS FETs and high-speed, low-power CMOS logic on the same substrate.

For more information please refer to Vishay Siliconix Application Note AN501 (FaxBack document number 70608).

FEATURES

- Crosstalk: 100 dB at 5 MHz
- 300 MHz Bandwidth
- · Low Input and Output Capacitance
- Low Power: 75 μW
- Low r_{DS(on)}: 50 Ω
- On-Board Address Latches
- Disable Output


BENEFITS


- High Video Quality
- Reduced Insertion Loss
- · Reduced Input Buffer Requirements
- Minimizes Power Consumption
- · Simplifies Bus Interface

APPLICATIONS

- Video Switching/Routing
- High Speed Data Routing
- RF Signal Multiplexing
- · Precision Data Acquisition
- Crosspoint Arrays
- FLIR Systems

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 70070 S-71241–Rev. E, 25-Jun-07



ORDERING INFORMATION							
Temperature Range	Package	Part Number					
- 40 to 85 °C	28-Pin Plastic DIP	DG535DJ DG535DJ-E3					
	44-Pin PLCC	DG536DN DG536DN-E3					

TRUT	TRUTH TABLE								
EN	cs	CS	ST ^a	A ₃	A ₂	A ₁	A ₀	Channel Selected	Disable ^b
0	Х	Х							
Х	0	Х	1	Х	Х	Х	Х	None	High Z
Х	Х	1							
				0	0	0	0	S ₁	
				0	0	0	1	S ₂	
				0	0	1	0	S ₃	
				0	0	1	1	S ₄	
				0	1	0	0	S ₅	
				0	1	0	1	S ₆	
				0	1	1	0	S ₇	
1	1	0	1	0	1	1	1	S ₈	Low Z
'	'	0	'	1	0	0	0	S ₉	LOW Z
				1	0	0	1	S ₁₀	
				1	0	1	0	S ₁₁	
				1	0	1	1	S ₁₂	
				1	1	0	0	S ₁₃	
				1	1	0	1	S ₁₄	
				1	1	1	0	S ₁₅	
				1	1	1	1	S ₁₆	
Х	Х	Х	0	Х	Х	Х	Х	Maintains previous switch condition	High Z or Low Z

Logic "0" = $V_{AL} \le 4.5 \text{ V}$ Logic "1" = $V_{AH} \ge 10.5 \text{ V}$

X = Do not Care

Notes:

a. Strobe input (ST) is level triggered.

b. Low Z, High Z = impedance of Disable Output to GND. Disable output sinks current when any channel is selected.

ABSOLUTE MAXIMUN	I RATINGS			
Parameter		Limit	Unit	
V+ to GND		- 0.3 to + 18		
Digital Inputs		(GND - 0.3) to (V+) + 2 or 20 mA, whichever occurs first	٧	
V _S , V _D		(GND - 0.3) to (V+) + 2 or 20 mA, whichever occurs first		
Current (any terminal) Continuou	S	20	mA	
Current (S or D) Pulsed 1 ms 10	% duty cycle	40	"	
Storage Temperature	(A Suffix)	- 65 to 150	°C	
Storage remperature	(D Suffix)	- 65 to 125	1	
	28-Pin Plastic DIPb	625		
Dower Dissipation (Daskage)	28-Pin Sidebraze ^c	1200	mW	
Power Dissipation (Package) ^a	44-Pin PLCC ^d	450		
	44-Pin Cerquad ^e	825		

Notes:

- a. All leads soldered or welded to PC board.
- b. Derate 8.6 mW/°C above 75 °C.
- c. Derate 16 mW/°C above 75 °C.
- d. Derate 6 mW/°C above 75 °C.
- e. Derate 11 mW/°C above 75 °C.





	Test Conditions Unless Otherwise Specified V+ = 15 V, ST, CS = 10.5 V				A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C			
Parameter	Symbol	$\overline{CS} = 4.5 \text{ V}, V_A = 4.5 \text{ or } 1$		Temp ^b	Тур ^с	Min ^c	Max ^c	Min ^c	Max ^c	Unit
Analog Switch	Оуппоот			Temp	iyp	IVIIII	IVIGA	141111	IVIGA	Oiiii
Analog Signal Range ^e	V _{ANALOG}			Full		0	10	0	10	V
Drain-Source			40.51/	Room	55		90		90	
On-Resistance	r _{DS(on)}	$I_S = -1 \text{ mA}, V_D = 3 \text{ V, EN} :$ Sequence Each Switch		Full			120		120	Ω
Resistance Match	$\Delta r_{DS(on)}$	Sequence Each Switch	TOII	Room			9		9	
Source Off Leakage Current	I _{S(off)}	$V_S = 3 \text{ V}, V_D = 0 \text{ V}, \text{ EN} =$	4.5 V	Room Full		- 10 - 100	10 100	- 10 - 100	10 100	nA
Drain On Leakage Current	I _{D(on)}	$V_S = V_D = 3 \text{ V, EN} = 10$).5 V	Room Full		- 10 - 1000	10 1000	- 10 - 100	- 10 - 100	IIA
Disable Output	R _{DISABLE}	I _{DISABLE} = 1 mA, EN = 1	0.5 V	Room Full	100		200 250		200 250	Ω
Digital Control										
Input Voltage High	V_{AIH}			Full		10.5		10.5		V
Input Voltage Low	V_{AIL}			Full			4.5		4.5	,
Address Input Current	I _{AI}	$V_A = GND \text{ or } V+$		Room Full	< 0.01	- 1 - 100	1 100	- 1 - 100	1 100	μΑ
Address Input Capacitance	C _A			Full	5					pF
Dynamic Characteristics										
			PLCC	Room	32		45		45	
On State Input Capacitance ^e	C _{S(on)}	$V_D = V_S = 3 V$	Cerquad	Room	35					
			DIP	Room	40		55		55	
			PLCC	Room	2		8		8	_
Off State Input Capacitance ^e	C _{S(off)}	V _S = 3 V	Cerquad	Room	5					pF
			DIP	Room	3					
Off State Output	C _{D(off)}	V _D = 3 V	PLCC	Room	8		20		20	
Capacitance ^e			Cerquad DIP	Room	12					
Multiplexer Switching Time	t		DIP	Room	9		300		300	
Break-Before-Make Interval	t _{TRANS}	See Figure 4		Full		25	300	25	300	
	t _{OPEN}	Can Figure 0 and 0	`			20	000	20	000	ns
EN, CS, CS, ST, t _{ON}	t _{ON}	See Figure 2 and 3) 	Full			300		300	
EN, CS, CS, ST, t _{OFF}	t _{OFF}	See Figure 2		Full			150		150	
Charge Injection	Q	See Figure 5	DI OO	Room	- 35					рC
0: 1 0: 10 11	V	$R_{IN} = 75 \Omega$, $R_L = 75 \Omega$	PLCC	Room	- 100					
Single-Channel Crosstalk	X _{TALK(SC)}	f = 5 MHz See Figure 9	Cerquad	Room	- 93					
			DIP	Room	- 60 85					
Chip Disabled Crosstalk	X	$R_{IN} = R_L = 75 \Omega, f = 5 MHz$	PLCC	Room	- 85 - 84					
	X _{TALK(CD)}	EN = 4.5 V See Figure 8	Cerquad DIP	Room	- 60					
			PLCC	Room	- 92					dB
Adjacent Input Crosstalk	X _{TALK(AI)}	$R_{IN} = 10 \Omega$, $R_L = 10 k\Omega$ f = 5 MHz	Cerquad	Room	- 87					
,accpar crootain	IALN(AI)	See Figure 10	DIP	Room	- 72					
		R_{IN} = 10 Ω, R_L = 10 kΩ	PLCC	Room	- 74	- 60		- 60		
All Hostile Crosstalk ^e	X _{TALK(AH)}	f = 5 MHz	Cerquad	Room	- 74					
	17 (E13(F111)	See Figure 7	DIP	Room	- 60					
Bandwidth	BW	R_L = 50 Ω, See Figure		Room	500					MHz




SPECIFICATIONS ^a	1								
		Test Conditions Unless Otherwise Specified			A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		
Parameter	Symbol	V+ = 15 V, ST, CS = 10.5 V $\overline{\text{CS}} = 4.5 \text{ V}, \text{ V}_{A} = 4.5 \text{ or } 10.5 \text{ V}^{f}$	Temp ^b	Typ ^c	Min ^c	Max ^c	Min ^c	Max ^c	Unit
Power Supplies									
Positive Supply Current	l+	Any One Channge I Selected with All	Room Full	5		50 100		50 100	μA
Supply Voltage Range	V+	Logic Inputs at GND or V+	Full		10	16.5	10	16.5	V
Minimum Input Timing Re	Minimum Input Timing Requirements								
Strobe Pulse Width	t _{SW}		Full		200		200		
A ₀ , A ₁ , A ₂ , A ₃ CS, $\overline{\text{CS}}$, EN Data Valid to Strobe	t _{DW}	See Figure 1	Full		100		100		ns
A ₀ , A ₁ , A ₂ , A ₃ CS, $\overline{\text{CS}}$, EN Data Valid after Strobe	t _{WD}		Full		50		50		

Notes:

- a. Refer to PROCESS OPTION FLOWCHART.
- b. Room = 25 $^{\circ}$ C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. V_A = input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




300 GND = 0 V270 T_A = 25 °C $rDS(on) - Drain-Source On-Resistance (\Omega)$ 240 210 8 V 180 12 V 150 15 V 120 90 60 30 0 0 2 6 8 10 V_D - Drain Voltage (V)


 $r_{DS(on)}$ vs. V_D and Power Supply Voltage




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Logic Input Switching Threshold vs. Supply Voltage (V+)




I_{D(on)} vs. Temperature




I+ (µA)



Supply Current vs.
Supply Voltage and Temperature




Leakage Current vs. Temperature




- 3 dB Bandwidth Insertion Loss vs. Frequency

VISHAY


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Chip Disable Crosstalk vs. Frequency



All Hostile Crosstalk vs. Frequency



 $t_{\mbox{\scriptsize ON}},\,t_{\mbox{\scriptsize OFF}}$ and Break-Before-Make vs. Temperature



Single Channel Crosstalk vs. Frequency

INPUT TIMING REQUIREMENTS




Figure 1.



TEST CIRCUITS




Figure 2. EN, CS, CS, Turn On/Off Time




Figure 3. Strobe ST Turn On Time





Figure 4. Transition Time and Break-Before-Make Interval

VISHAY.

TEST CIRCUITS



 ΔV_{OUT} is the measured voltage error due to charge injection. The charge injection in Coulombs is Q = C_L x ΔV_{OUT}

Figure 5. Charge Injection




Figure 6. Bandwidth




Figure 7. All Hostile Crosstalk





Figure 8. Chip Disabled Crosstalk




TEST CIRCUITS



1. Any individual channel between $\ensuremath{S_2}$ and $\ensuremath{S_{16}}$ can be selected

2.
$$X_{TALK(SC)} = 20 \log_{10} \frac{V_O}{V}$$
 is scanned sequentially from S₂ to S₁₆

Figure 9. Single Channel Crosstalk



$$X_{TALK(AI)} = 20 \log_{10} \frac{V_{Sn-1}}{V_{Sn}} \text{ or } 20 \log_{10} \frac{V_{Sn+1}}{V_{Sn}}$$

Figure 10. Adjacent Input Crosstalk

PIN DESCRI	PIN DESCRIPTION					
Symbol	Description					
S ₁ thru S ₁₆	Analog inputs/outputs					
D	Multiplexer output/demultiplexer input					
DIS	Open drain low impedance to analog ground when any channel is selected					
CS, CS, EN	Logic inputs to selected desired multiplexer(s) when using several multiplexers in a system					
A ₀ thru A ₃	Binary address inputs to determine which channel is selected					
ST	Strobe input that latches A ₀ , A ₁ , A ₂ , A ₃ , $\overline{\text{CS}}$, CS, EN					
V+	Positive supply voltage input					
GND	Analog signal ground and most negative potential All ground pins should be connected externally to ensure dynamic performance					

DETAILED DESCRIPTION

The DG535/536 are 16-channel single-ended multiplexers with on-chip address logic and control latches.

The multiplexer connects one of sixteen inputs (S_1, S_2) through S_{16} to a common output (D) under the control of a 4-bit binary address (A_0) to A_3 . The specific input channel selected for each address is given in the Truth Table.

All four address inputs have on-chip data latches which are controlled by the Strobe (ST) input. These latches are transparent when Strobe is high but they maintain the chosen address when Strobe goes low. To facilitate easy microprocessor control in large matrices a choice of three independent logic inputs (EN, CS and $\overline{\text{CS}}$) are provided on chip. These inputs are gated together (see Figure 11) and only when EN = CS = 1 and $\overline{\text{CS}}$ = 0 can an output switch be selected. This necessary logic condition is then latched-in when Strobe (ST) goes low.




Figure 11. CS, CS, EN, ST Control Logic

Break-before-make switching prevents momentary shorting when changing from one input to another.

The devices feature a two-level switch arrangement whereby two banks of eight switches (first level) are connected via two series switches (second level) to a common DRAIN output.

In order to improve crosstalk all sixteen first level switches are configured as "T" switches (see Figure 12).

With this method SW_2 operates out of phase with SW_1 and SW_3 . In the on condition SW_1 and SW_3 are closed with SW_2 open whereas in the off condition SW_1 and SW_3 are open and SW_2 closed. In the off condition the input to SW_3 is effectively the isolation leakage of SW_1 working into the on-resistance of SW_2 (typically 200 Ω).






Figure 12. "T" Switch Arrangement

The two second level series switches further improve crosstalk and help to minimize output capacitance.

The DIS output can be used to signal external circuitry. DIS is a high impedance to GND when no channel is selected and a low impedance to GND when any one channel is selected.

The DG535/536 have extensive applications where any high frequency video or digital signals are switched or routed. Exceptional crosstalk and bandwidth performance is achieved by using n-channel DMOS FETs for the "T" and series switches.




Figure 13. Cross-Section of a Single DMOS Switch

It can clearly be seen from Figure 13 that there exists a PN junction between the substrate and the drain/source terminals.

Should a signal which is negative with respect to the substrate (GND pin) be connected to a source or drain terminal, then the PN junction will become forward biased and current will flow between the signal source and GND. This effective shorting of the signal source to GND will not necessarily cause any damage to the device, provided that the total current flowing is less than the maximum rating, (i.e., 20 mA).

www.vishay.com Document Number: 70070
10 S-71241–Rev. E, 25-Jun-07





DETAILED DESCRIPTION

Since no PN junctions exist between the signal path and V+, positive overvoltages are not a problem, unless the breakdown voltage of the DMOS drain terminal (see Figure 13) (+ 18 V) is exceeded. Positive overvoltage conditions must not exceed + 18 V with respect to the GND pin. If this condition is possible (e.g. transients in the signal), then a diode or Zener clamp may be used to prevent breakdown.

The overvoltage conditions described may exist if the supplies are collapsed while a signal is present on the inputs. If this condition is unavoidable, then the necessary steps outlined above should be taken to protect the device

DC Biasing

To avoid negative overvoltage conditions and subsequent distortion of ac analog signals, dc biasing may be necessary. Biasing is not required, however, in applications where signals are always positive with respect to the GND or substrate connection, or in applications involving multiplexing of low level (up to \pm 200 mV) signals, where forward biasing of the PN substrate-source/drain terminals would not occur.

Biasing can be accomplished in a number of ways, the simplest of which is a resistive potential divider and a few dc blocking capacitors as shown in Figure 14.




Figure 14. Simple Bias Circuit

 $\rm R_1$ and $\rm R_2$ are chosen to suit the appropriate biasing requirements. For video applications, approximately 3 V of bias is required for optimal differential gain and phase performance. Capacitor $\rm C_1$ blocks the dc bias voltage from being coupled back to the analog signal source and $\rm C_2$ blocks the dc bias from the output signal. Both $\rm C_1$ and $\rm C_2$ should be tantalum or ceramic disc type capacitors in order to operate efficiently at high frequencies. Active bias circuits are recommended if rapid switching time between channels is required.

An alternative method is to offset the supply voltages (see Figure 15).

Decoupling would have to be applied to the negative supply to ensure that the substrate is well referenced to signal ground. Again the capacitors should be of a type offering good high frequency characteristics.

Level shifting of the logic signals may be necessary using this offset supply arrangement.




Figure 15. DG536 with Offset Supply

TTL to CMOS level shifting is easily obtained by using a MC14504B.

Circuit Layout

Good circuit board layout and extensive shielding is essential for optimizing the high frequency performance of the DG536. Stray capacitances on the PC board and/or connecting leads will considerably degrade the ac performance. Hence, signal paths must be kept as short as practically possible, with extensive ground planes separating signal tracks.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70070.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000
Revision: 18-Jul-08
www.vishay.com

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)