


# N-Channel 100 V (D-S) MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$ (Max.)	I <sub>D</sub> (A) <sup>f</sup>	Q <sub>g</sub> (Typ.)		
	0.0210 at V <sub>GS</sub> = 10 V	36.5			
100	0.0230 at V <sub>GS</sub> = 7.5 V	35	10 nC		
	0.0260 at V <sub>GS</sub> = 6 V	32			




### **FEATURES**

- ThunderFET® Technology Optimizes Balance of  $R_{DS(on)}$ ,  $Q_g$ ,  $Q_{sw}$  and  $Q_{oss}$  100 %  $R_g$  and UIS Tested
- Material categorization: For definitions of compliance please see www.vishav.com/doc?99912



## **APPLICATIONS**

- Primary side switch
- Synchronous Rectification
- DC/DC Conversion
- Load Switching
- **Boost Converters**
- DC/AC Inverters



ABSOLUTE MAXIMUM RATIN	<b>IGS</b> (T <sub>A</sub> = 25 °C	, unless othe	erwise noted)	
Parameter		Symbol	Limit	Unit
Drain-Source Voltage		$V_{DS}$	100	V
Gate-Source Voltage		$V_{GS}$	± 20	
	T <sub>C</sub> = 25 °C		36.5	
Continuous Drain Current (T. – 150 °C)	T <sub>C</sub> = 70 °C	] ,	29	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	- I <sub>D</sub>	9.7 <sup>a, b</sup>	
	T <sub>A</sub> = 70 °C		7.8 <sup>a, b</sup>	Α
Pulsed Drain Current (t = 300 μs)	•	I <sub>DM</sub>	60	Π ^
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	I-	40 <sup>g</sup>	
Continuous Source-Diam blode Current	T <sub>A</sub> = 25 °C	- I <sub>S</sub>	3.1 <sup>a, b</sup>	
Single Pulse Avalanche Current  L = 0.1 mH		I <sub>AS</sub>	20	
Single Pulse Avalanche Energy	L = 0.1 IIII1	E <sub>AS</sub>	20	mJ
	T <sub>C</sub> = 25 °C		52	
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	33	w
Maximum Fower Dissipation	T <sub>A</sub> = 25 °C	3.7 <sup>a, b</sup>	v	
	T <sub>A</sub> = 70 °C		2.4 <sup>a, b</sup>	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Soldering Recommendations (Peak Temperature) <sup>c, d</sup>			260	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a, e</sup>	t ≤ 10 s	R <sub>thJA</sub>	26	33	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	1.9	2.4	C/VV

### Notes:

- a. Surface mounted on 1" x 1" FR4 board.
- b. t = 10 s.
- c. See solder profile (<a href="www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- d. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- e. Maximum under steady state conditions is 81 °C/W.
- f. Based on  $T_C = 25$  °C. g. Package limited.

Document Number: 62881 S13-1668-Rev. A, 29-Jul-13 For technical questions, contact: pmostechsupport@vishav.com

# SiSS40DN

# Vishay Siliconix



<b>SPECIFICATIONS</b> ( $T_J = 25  ^{\circ}\text{C}$ , Parameter	Symbol	Test Conditions	Min.	Tvn	Max.	Unit	
	Symbol	rest Conditions	win.	Тур.	wax.	Unit	
Static		V 0.V 1 0.50 A	100		l	T ,,	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$	100	0.4		V	
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	I <sub>D</sub> = 250 μA		61		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			- 6.8		<b>.</b>	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2.3		3.5	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	μΑ	
	_	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	<u>'</u>	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α	
		$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		0.0176	A 0.0210 Ω 0.0230 Ω 0.0260 S pF 24 18.5 15 nC		
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 7.5 \text{ V}, I_D = 7 \text{ A}$		0.0190	0.0230	Ω	
		$V_{GS} = 6 \text{ V}, I_D = 5 \text{ A}$		0.0216	190 0.0230 216 0.0260 5 15 20 .5 6 24 .2 18.5		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_{D} = 10 \text{ A}$		25		S	
Dynamic <sup>b</sup>							
Input Capacitance	C <sub>iss</sub>			845			
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		220		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			21.5			
	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		16	24			
Total Gate Charge	$Q_{g}$	$V_{DS} = 50 \text{ V}, V_{GS} = 7.5 \text{ V}, I_{D} = 10 \text{ A}$		12.2	18.5		
	-			10	15		
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 50 \text{ V}, V_{GS} = 6 \text{ V}, I_D = 10 \text{ A}$		3.4		nC	
Gate-Drain Charge	Q <sub>gd</sub>			4.2			
Output Charge	Q <sub>oss</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$		23	35		
Gate Resistance	$R_{g}$	f = 1 MHz	0.2	0.9	1.5	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			14	28		
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 5 $\Omega$		5	10		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 6 \text{ V}, R_g = 1 \Omega$		14	28		
Fall Time	t <sub>f</sub>			5	10		
Turn-On Delay Time	t <sub>d(on)</sub>			12	24	ns	
Rise Time	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 5 $\Omega$		5	10		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		19	38	1	
Fall Time	t <sub>f</sub>	-		5	10	ns	
Drain-Source Body Diode Characteristic						<u> </u>	
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			40		
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>	<b>5</b>			60	Α	
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 4 A, V <sub>GS</sub> = 0 V		0.8	1.2	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>	·3 · · · · · · · · · · · · · · · · · ·		39	75	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			49	95	nC	
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 10$ A, $dI/dt = 100$ A/ $\mu$ s, $T_J = 25$ °C		24	00	110	
1 10 TO 100 TIOO TO TO TO TIME	٠a					ns	

### Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.


b. Guaranteed by design, not subject to production testing.




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




## **Output Characteristics**




### On-Resistance vs. Drain Current and Gate Voltage




**Gate Charge** 



**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature


## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



**Threshold Voltage** 




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



## **Current Derating\***



Power, Junction-to-Case




Power, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max.)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heats inking is used. It is used to determine the current rating, when this rating falls below the package limit.



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62881.

# Case Outline for PowerPAK® 1212-8S









DIM.	MILLIMETERS			INCHES				
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.67	0.75	0.83	0.027	0.030	0.033		
A1	0	-	0.05	0	-	0.002		
А3		0.20 REF			0.008 REF			
b		0.30 BSC			0.012 BSC			
D		3.30 BSC			0.130 BSC			
D1	2.15	2.25	2.35	0.084	0.088	0.092		
E		3.30 BSC			0.130 BSC			
E1	1.60	1.70	1.80	0.063	0.067	0.071		
е		0.65 BSC			0.026 BSC			
K		0.76 TYP		0.030 TYP				
K1		0.41 TYP			0.016 TYP			
L		0.43 BSC			0.017 BSC			
Z		0.525 TYP			0.021 TYP			

DWG: 6008

## Note

Millimeters will govern.



# RECOMMENDED MINIMUM PADS FOR PowerPAK® 1212-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)

>>点击查看相关商品