

HALOGEN FREE



Vishay Siliconix

Dual N-Channel 30 V (D-S) MOSFETs

PRODU	CT SU	MMARY		
	V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A) ^a	Q _g (Typ.)
Channel-1	30	0.0240 at V _{GS} = 10 V	11	3.5 nC
Onamilei-1	30	0.0320 at $V_{GS} = 4.5 \text{ V}$	11	3.3 110
Channel-2	30	0.0110 at $V_{GS} = 10 \text{ V}$	28	6.8 nC
Onamie-2	50	0.0165 at $V_{GS} = 4.5 \text{ V}$	65 at V _{GS} = 4.5 V 28	0.0110

PowerPAIR® 3 x 3 S₁/D₂


SiZ300DT-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- PowerPAIR Optimizes High-Side and Low-Side MOSFETs for Synchronous Buck Converters
- TrenchFET® Power Mosfets
- 100 % R_{α} and UIS Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

- Computing System Power
- Synchronous Buck Converter



Parameter		Symbol	Channel-1	Channel-2	Unit	
Drain-Source Voltage		V _{DS}	30		V	
Gate-Source Voltage		V _{GS}	± 20			
	T _C = 25 °C		11 ^a	28 ^a		
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C	l _a	11 ^a	28 ^a		
Continuous Diam Current (1) = 130 C)	T _A = 25 °C	I _D	9.8 ^{b, c}	14.9 ^{b, c}		
	T _A = 70 °C		7.8 ^{b, c}	11.9 ^{b, c}	^	
Pulsed Drain Current (t = 300 μs)	I _{DM}	30	40	Α		
Continuous Source Drain Diode Current	T _A = 25 °C	IS	11 ^a	26		
Continuous Source Diain Diode Current	T _A = 25 °C	10	3.2 ^{b, c}	3.8 ^{b, c}		
Avalanche Current		I _{AS}	12	15]	
Single Pulse Avalanche Energy	L = 0.1 mH	E _{AS}	7	11	mJ	
	T _C = 25 °C		16.7	31		
Maximum Power Dissination	T _C = 70 °C	P_{D}	10.7	20	W	
Maximum Power Dissipation	T _A = 25 °C	- FD	3.7 ^{b, c}	4.2 ^{b, c}	VV	
	T _A = 70 °C		2.4 ^{b, c}	2.7 ^{b, c}		
Operating Junction and Storage Temperature Rai	T _J , T _{stg}	- 55 to 150		00		
Soldering Recommendations (Peak Temperature) ^{d, e}			260		°C	

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.

Document Number: 67715 S12-1361-Rev. D, 11-Jun-12

Ordering Information:

For technical questions, contact: pmostechsupport@vishav.com

Vishay Siliconix



THERMAL RESISTANCE RATINGS								
			Channel-1		Channel-2			
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit	
Maximum Junction-to-Ambient ^{a, b}	t ≤ 10 s	R _{thJA}	27	34	24	30	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	6	7.5	3.2	4	0/ **	

Notes:

- a. Surface mounted on 1" x 1" FR4 board.
- b. Maximum under steady state conditions is 69 °C/W for channel-1 and 64 °C/W for channel-2.

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit		
Static								
D : 0 D 1 1 1 1 1 1 1 1 1		V _{GS} = 0, I _D = 250 μA	Ch-1	30			.,	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30			V	
V Tomporature Coefficient	A) / /T	I _D = 250 μA	Ch-1		24			
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2		30		>1/00	
V Tomporatura Coefficient	A)/ /T	I _D = 250 μA	Ch-1		- 4.1		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2		- 5			
Cata Threshold Valtage	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-1	1		2.4	V	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1		2.2	V	
Gate Source Leakage	loos	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	nA	
Gate Source Leakage	I _{GSS}		Ch-2			± 100	IIA	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1	μА	
Zero Gate Voltage Drain Current	lace	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1		
Zero Gale vollage Drain Current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C				5	μΛ	
						5		
On-State Drain Current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	10			Α	
		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	10	0		A	
Drain-Source On-State Resistance ^b	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 9.8 \text{ A}$	Ch-1		0.0200	0.0240		
		$V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$ Ch-2			0.0090	0.0110	Ω	
Drain-Source On-State Resistance		$V_{GS} = 4.5 \text{ V}, I_D = 8.5 \text{ A}$	Ch-1		0.0265	0.0320		
		$V_{GS} = 4.5 \text{ V}, I_D = 12 \text{ A}$	Ch-2		0.0135	0.0165		
Forward Transconductance ^b	g _{fs}	$V_{DS} = 15 \text{ V}, I_D = 9.8 \text{ A}$	Ch-1		30		S	
Forward fransconductance	9fs	$V_{DS} = 15 \text{ V}, I_{D} = 15 \text{ A}$	Ch-2		30		3	
Dynamic ^a				_		_		
Input Capacitance	C _{iss}		Ch-1		400		pF	
input dapacitance	Olss	Channel-1 $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-2		730			
Output Capacitance	C _{oss}	V _{DS} = 13 v, v _{GS} = 0 v, 1 = 1 ivil 12	Ch-1		125			
- Carpar Capacitario	Joss	Channel-2	Ch-2		155			
Reverse Transfer Capacitance	C _{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		25			
- Torono Hamoro Capachano	- 135		Ch-2		65			
	<u>_</u>	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 9.8 \text{ A}$	Ch-1		7.4	12	_	
Total Gate Charge	Q_{g}	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 15 \text{ A}$	Ch-2		14.2	22		
9	9	Channel-1	Ch-1		3.5	5.3		
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 9.8 \text{ A}$	Ch-2		6.8	11	nC	
Gate-Source Charge	Q_{gs}	- D3 - 10 1, 1G3 - 1.0 1, ID - 0.0 A	Ch-1		1.5			
	ya	Channel-2	Ch-2		2.2			
Gate-Drain Charge	Q_{gd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 15 \text{ A}$	Ch-1		1.1			
	gu		Ch-2		2.3			
Gate Resistance	R_{q}	f = 1 MHz		0.5	2.6	5.2	Ω	
	9		Ch-2	0.5	2.6	5.2		

Notes:

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 %.



Vishay Siliconix

Parameter	Symbol Test Conditions			Min.	Тур.	Max.	Unit
Dynamic ^a							
Turn-On Delay Time	t _{d(on)}	Ohamada	Ch-1		25	50	
Tam On Boldy Timo	-u(on)	Channel-1 $V_{DD} = 15 \text{ V, R}_{L} = 1.9 \Omega$	Ch-2		25	50	
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_L = 1.9 \Omega$ $I_D \cong 8 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_a = 1 \Omega$	Ch-1		45	90	
	1	D = 071, *GEN = 1.0 *, 1.1g = 1.22	Ch-2		80	160	
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1		10	20	
,	۵(۵)	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2		20	40	
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1		10	20	
			Ch-2		40	80	ns
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-1 Ch-2		5 5	10	
		$V_{DD} = 15 \text{ V, R}_{L} = 1.9 \Omega$	Ch-2		10	20	
Rise Time	t _r	$I_D \cong 8 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		20	40	
		_	Ch-1		10	20	
Turn-Off Delay Time	t _{d(off)}	Channel-2 $V_{DD} = 15 \text{ V, R}_{L} = 1.5 \Omega$	Ch-2		15	30	-
	t _f	$I_{D} \cong 10 \text{ A, } V_{GEN} = 10 \text{ V, } R_{q} = 1 \Omega$	Ch-1		7	15	
Fall Time		.b = 1071, 1GEN 101, 1.g	Ch-2		10	20	
Drain-Source Body Diode Characteristi	cs		L	l		·	ı
Continuous Source-Drain Diode Current	Is	T _C = 25 °C	Ch-1			11	
Continuous Source-Drain Diode Current	'S	16 - 23 0	Ch-2			26	Α
Pulse Diode Forward Current ^a	I _{SM}		Ch-1			30	
Fulse Diode Forward Current	. SIVI		Ch-2			40	
Body Diode Voltage	V _{SD}	$I_S = 8 A, V_{GS} = 0 V$	Ch-1		0.84	1.2	v
Body Blode voltage		I _S = 10 A, V _{GS} = 0 V	Ch-2		0.82	1.2	, v
Body Diode Reverse Recovery Time	t _{rr}		Ch-1		17	35	ns
Body Blode Neverse Necovery Time		Channel 4	Ch-2		20	40	119
Body Diode Reverse Recovery Charge	Q_{rr}	Channel-1 $I_F = 8 \text{ A, dl/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 °C$	Ch-1		9	20	nC
Ch-2 14			30				
Reverse Recovery Fall Time	ta	Channel-2	Ch-1		9.5		
	u u	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		12.5		ns
Reverse Recovery Rise Time	t _b		Ch-1		7.5		
•	-		Ch-2		7.5		l


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.

Vishay Siliconix


CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Output Characteristics




On-Resistance vs. Drain Current




16 Ip - Drain Current (A) 12 $T_C = 25$ 8 4 °C 0 0.0 0.5 1.5 2.5 3.0 3.5 2.0 V_{GS} - Gate-to-Source Voltage (V)

Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage


Single Pulse Power




Vishay Siliconix



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix


CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage







Vishay Siliconix



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?67715.

Document Number: 67715 S12-1361-Rev. D, 11-Jun-12 For technical questions, contact: pmostechsupport@vishay.com



PowerPAIR® 3 x 3 Case Outline




		MILLIMETERS			INCHES				
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
Α	0.70	0.75	0.80	0.028	0.030	0.031			
A1	0.00		0.05	0.000		0.002			
b	0.35	0.40	0.45	0.014	0.016	0.018			
b1	0.20	0.25	0.38	0.008	0.010	0.015			
С	0.18	0.20	0.23	0.007	0.008	0.009			
D	2.90	3.00	3.10	0.114	0.118	0.122			
D2	2.35	2.40	2.45	0.093	0.094	0.096			
E	2.90	3.00	3.10	0.114	0.118	0.122			
E1	0.94	0.99	1.04	0.037	0.039	0.041			
E2	0.47	0.52	0.57	0.019	0.020	0.022			
е		0.65 BSC			0.026 BSC				
K		0.25 typ.			0.010 typ.				
K1	0.35 typ.			0.014 typ.					
K2	0.30 typ.				0.012 typ.				
L	0.27	0.32	0.37	0.011	0.013	0.015			

DWG: 5998



RECOMMENDED MINIMUM PAD FOR PowerPAIR® 3 x 3



Recommended PAD for PowerPAIR 3 x 3

Dimensions in millimeters (inches)

Keep-Out 3.5 mm x 3.5 mm for non terminating traces



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

单击下面可查看定价,库存,交付和生命周期等信息

>>Vishay(威世)